{"id":"https://openalex.org/W2022345909","doi":"https://doi.org/10.1109/reconfig.2012.6416731","title":"An implementation of a directory protocol for a cache coherent system on FPGAs","display_name":"An implementation of a directory protocol for a cache coherent system on FPGAs","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2022345909","doi":"https://doi.org/10.1109/reconfig.2012.6416731","mag":"2022345909"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042081906","display_name":"Vincent Mirian","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Vincent Mirian","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Electrical & Computer Engineering, University of Toronto,Toronto,Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Electrical & Computer Engineering, University of Toronto,Toronto,Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Paul Chow","raw_affiliation_strings":["Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Electrical & Computer Engineering, University of Toronto,Toronto,Canada"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Electrical & Computer Engineering, University of Toronto,Toronto,Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5042081906"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.2901,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55311973,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8510386943817139},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.763329267501831},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7409298419952393},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.7200285196304321},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6975613832473755},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6460555791854858},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6206471920013428},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.5841124653816223},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5497838854789734},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.49607333540916443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48531001806259155},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.48053035140037537},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4052310585975647},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3394768238067627},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32014861702919006}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8510386943817139},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.763329267501831},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7409298419952393},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.7200285196304321},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6975613832473755},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6460555791854858},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6206471920013428},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5841124653816223},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5497838854789734},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.49607333540916443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48531001806259155},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.48053035140037537},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4052310585975647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3394768238067627},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32014861702919006},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2012.6416731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416731","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1600950776","https://openalex.org/W1980675012","https://openalex.org/W2088059652","https://openalex.org/W2096193215","https://openalex.org/W2106193445","https://openalex.org/W2114421447","https://openalex.org/W2152450729","https://openalex.org/W2310022311","https://openalex.org/W4243577185","https://openalex.org/W4254064928","https://openalex.org/W6645781901"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2584505417","https://openalex.org/W4285204597","https://openalex.org/W1555453305","https://openalex.org/W3193874149","https://openalex.org/W2987765027","https://openalex.org/W2290179447","https://openalex.org/W2123859627","https://openalex.org/W1993010599","https://openalex.org/W3139889547"],"abstract_inverted_index":{"As":[0],"FPGA-based":[1],"systems":[2],"evolve":[3],"towards":[4],"using":[5],"networks":[6],"of":[7,34],"heterogeneous":[8],"processing":[9],"systems,":[10],"it":[11],"is":[12,49,63],"important":[13],"to":[14,98],"develop":[15],"suitable":[16],"memory":[17,47],"systems.":[18],"This":[19],"paper":[20],"presents":[21],"a":[22,28,38,42,46,55,81,91],"cache":[23,103],"coherent":[24],"system":[25,36,73,83],"that":[26],"uses":[27,90],"directory":[29],"protocol.":[30,105],"The":[31],"Directory":[32],"component":[33],"our":[35],"has":[37],"pipeline":[39],"design,":[40],"where":[41],"message,":[43],"which":[44,62,89],"represents":[45],"request,":[48],"serviced":[50],"every":[51],"three":[52],"cycles.":[53],"Such":[54],"design":[56],"works":[57],"well":[58],"for":[59,67],"an":[60,64],"FPGA,":[61],"ideal":[65],"platform":[66],"parallel":[68],"and":[69,101],"streaming-type":[70],"designs.":[71],"Our":[72],"performs":[74],"25%":[75],"more":[76],"barriers":[77],"per":[78],"second":[79],"than":[80],"previous":[82],"by":[84,94],"Mirian":[85],"et":[86],"al.":[87],"[1],":[88],"snoopy":[92],"protocol,":[93],"making":[95],"minor":[96],"changes":[97],"the":[99,102],"Interconnect":[100],"coherence":[104]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}