{"id":"https://openalex.org/W2092832421","doi":"https://doi.org/10.1109/reconfig.2012.6416729","title":"An automated test framework for experimenting with stochastic behavior in reconfigurable logic","display_name":"An automated test framework for experimenting with stochastic behavior in reconfigurable logic","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2092832421","doi":"https://doi.org/10.1109/reconfig.2012.6416729","mag":"2092832421"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2012.6416729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048031099","display_name":"Alex Aa. Birklykke","orcid":null},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Alex Aa. Birklykke","raw_affiliation_strings":["Department of Electronic Systems, Aalborg University, Aalborg \u00d8, Denmark","Department of Electronic Systems, Aalborg University, Fredrik Bajers Vej 7, DK-9220 Aalborg \u00d8"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Aalborg University, Aalborg \u00d8, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Department of Electronic Systems, Aalborg University, Fredrik Bajers Vej 7, DK-9220 Aalborg \u00d8","institution_ids":["https://openalex.org/I891191580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043140393","display_name":"Yannick Le Moullec","orcid":"https://orcid.org/0000-0003-4667-621X"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Yannick Le Moullec","raw_affiliation_strings":["Department of Electronic Systems, Aalborg University, Aalborg \u00d8, Denmark","Department of Electronic Systems, Aalborg University, Fredrik Bajers Vej 7, DK-9220 Aalborg \u00d8"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Aalborg University, Aalborg \u00d8, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Department of Electronic Systems, Aalborg University, Fredrik Bajers Vej 7, DK-9220 Aalborg \u00d8","institution_ids":["https://openalex.org/I891191580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072006308","display_name":"Lars Alminde","orcid":"https://orcid.org/0000-0002-5147-4148"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lars K. Alminde","raw_affiliation_strings":["GomSpace APS, Niels Jernes Vej 10, DK-9220 Aalborg \u00d8"],"affiliations":[{"raw_affiliation_string":"GomSpace APS, Niels Jernes Vej 10, DK-9220 Aalborg \u00d8","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045465417","display_name":"Ramjee Prasad","orcid":"https://orcid.org/0000-0001-7443-7641"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Ramjee Prasad","raw_affiliation_strings":["Department of Electronic Systems, Aalborg University, Aalborg \u00d8, Denmark","Department of Electronic Systems, Aalborg University, Fredrik Bajers Vej 7, DK-9220 Aalborg \u00d8"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, Aalborg University, Aalborg \u00d8, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Department of Electronic Systems, Aalborg University, Fredrik Bajers Vej 7, DK-9220 Aalborg \u00d8","institution_ids":["https://openalex.org/I891191580"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048031099"],"corresponding_institution_ids":["https://openalex.org/I891191580"],"apc_list":null,"apc_paid":null,"fwci":0.2921,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59323872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7584564685821533},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6982392072677612},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.6879445314407349},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.612299919128418},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5772842764854431},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5011460781097412},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47475579380989075},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.46528807282447815},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.45844224095344543},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4269043207168579},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4252238869667053},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41715970635414124},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.4111863672733307},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29012495279312134},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2887982130050659},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.28157997131347656},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2551156282424927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13010108470916748},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11573517322540283},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11070027947425842}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7584564685821533},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6982392072677612},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6879445314407349},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.612299919128418},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5772842764854431},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5011460781097412},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47475579380989075},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.46528807282447815},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.45844224095344543},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4269043207168579},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4252238869667053},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41715970635414124},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.4111863672733307},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29012495279312134},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2887982130050659},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28157997131347656},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2551156282424927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13010108470916748},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11573517322540283},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11070027947425842},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/reconfig.2012.6416729","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2012.6416729","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/f5a81b87-4699-4af1-885e-98f71e497bb8","is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6416729","pdf_url":null,"source":{"id":"https://openalex.org/S4306401731","display_name":"VBN Forskningsportal (Aalborg Universitet)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I891191580","host_organization_name":"Aalborg University","host_organization_lineage":["https://openalex.org/I891191580"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Birklykke , A A , Le Moullec , Y , Alminde , L &amp; Prasad , R 2012 , An Automated Test Framework for Experimenting with Stochastic Behavior in Reconfigurable Logic . in 2012 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2012) . IEEE Press , pp. 1 - 6 , International Conference on ReConFigurable Computing and FPGAs , Cancun , Mexico , 05/12/2012 . https://doi.org/10.1109/ReConFig.2012.6416729","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1986517320","https://openalex.org/W2004977834","https://openalex.org/W2116043630","https://openalex.org/W2137366465","https://openalex.org/W2151503471","https://openalex.org/W3140872446","https://openalex.org/W4407201704","https://openalex.org/W6682367464"],"related_works":["https://openalex.org/W2060295827","https://openalex.org/W2147419146","https://openalex.org/W3105918491","https://openalex.org/W1824890374","https://openalex.org/W2135636985","https://openalex.org/W2197466303","https://openalex.org/W1607849496","https://openalex.org/W2139569078","https://openalex.org/W2596493166","https://openalex.org/W2462231960"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,44],"present":[4],"an":[5,41,48,87],"automated":[6],"test":[7,115],"framework":[8,19,102],"for":[9,25,122],"the":[10,38,52,84],"characterization":[11],"of":[12,55,86,110],"stochastic":[13,65,124],"behavior":[14,66,85,125],"in":[15,58,70,126],"logic":[16],"circuits.":[17],"The":[18,101],"is":[20,79],"intended":[21],"as":[22],"a":[23,76,119],"platform":[24],"experimenting":[26],"with":[27,106],"and":[28,95,113],"providing":[29,118],"statistics":[30],"on":[31],"digital":[32],"architectures":[33,57],"given":[34],"behavioral":[35],"uncertainties":[36],"at":[37],"gate-level.":[39],"As":[40],"experimental":[42],"platform,":[43],"propose":[45],"to":[46,51,92],"use":[47],"FPGA":[49,88],"due":[50],"proven":[53],"value":[54],"reconfigurable":[56,127],"design":[59,109],"space":[60],"exploration.":[61],"We":[62],"hypothesize":[63],"that":[64,78],"can":[67],"be":[68],"introduced":[69],"FPGAs":[71],"using":[72],"external":[73],"noise":[74],"sources;":[75],"fact":[77],"later":[80],"confirmed":[81],"by":[82],"characterizing":[83,123],"IO":[89],"block":[90],"subject":[91],"voltage/frequency":[93],"scaling":[94],"V":[96],"<inf":[97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</inf>":[99],"-noise.":[100],"provides":[103],"easy":[104],"interfacing":[105],"laboratory":[107],"equipment,":[108],"experiment":[111],"capabilities":[112],"automatic":[114],"execution,":[116],"thus":[117],"powerful":[120],"tool":[121],"logic.":[128]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}