{"id":"https://openalex.org/W2170325210","doi":"https://doi.org/10.1109/reconfig.2009.37","title":"Multiprocessor Task Migration Implementation in a Reconfigurable Platform","display_name":"Multiprocessor Task Migration Implementation in a Reconfigurable Platform","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2170325210","doi":"https://doi.org/10.1109/reconfig.2009.37","mag":"2170325210"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2009.37","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2009.37","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077815462","display_name":"Laurent Gantel","orcid":"https://orcid.org/0000-0001-8596-9010"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Gantel","raw_affiliation_strings":["ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015815823","display_name":"Salah Layouni","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Layouni","raw_affiliation_strings":["ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106235156","display_name":"Mohamed El Amine Benkhelifa","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. E. A. Benkhelifa","raw_affiliation_strings":["ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079756336","display_name":"Fran\u00e7ois Verdier","orcid":"https://orcid.org/0000-0001-5038-4565"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Verdier","raw_affiliation_strings":["ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091794362","display_name":"S. Chauvet","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210142324","display_name":"CY Cergy Paris Universit\u00e9","ror":"https://ror.org/043htjv09","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210142324"]},{"id":"https://openalex.org/I86175216","display_name":"\u00c9cole Nationale Sup\u00e9rieure de l'\u00c9lectronique et de ses Applications","ror":"https://ror.org/03qeacd72","country_code":"FR","type":"education","lineage":["https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Chauvet","raw_affiliation_strings":["ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETIS-UMR CNRS 8051, ENSEA-University of Cergy-Pontoise, Cergy-Pontoise, France","institution_ids":["https://openalex.org/I86175216","https://openalex.org/I4210142324","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"367"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8004916310310364},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7668787240982056},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7159293293952942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.705042839050293},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6021826863288879},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5957149267196655},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.462643027305603},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4474395513534546},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.4436712861061096},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.41066858172416687},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3873569071292877},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.35039079189300537},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33786845207214355}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8004916310310364},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7668787240982056},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7159293293952942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.705042839050293},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6021826863288879},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5957149267196655},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.462643027305603},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4474395513534546},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.4436712861061096},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.41066858172416687},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3873569071292877},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.35039079189300537},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33786845207214355},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2009.37","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2009.37","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"id":"https://metadata.un.org/sdg/10","display_name":"Reduced inequalities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320883","display_name":"Agence Nationale de la Recherche","ror":"https://ror.org/00rbzpz17"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W804141","https://openalex.org/W100849738","https://openalex.org/W1563522785","https://openalex.org/W2086236284","https://openalex.org/W2099237366","https://openalex.org/W2104825709","https://openalex.org/W2117409205","https://openalex.org/W2123856928","https://openalex.org/W2130193491","https://openalex.org/W2181544902","https://openalex.org/W2577920779","https://openalex.org/W3149104842","https://openalex.org/W4285719527","https://openalex.org/W6600029286","https://openalex.org/W6604084203","https://openalex.org/W6685757181","https://openalex.org/W6732254438"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2214202562","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W347744696","https://openalex.org/W2008780170","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434"],"abstract_inverted_index":{"Mutiprocessor":[0],"architecture":[1],"in":[2,140],"embedded":[3,55],"computing":[4],"is":[5],"becoming":[6],"widely":[7],"used.":[8],"In":[9,122],"fact,":[10],"with":[11,91],"specific":[12],"development":[13,96],"tools,":[14],"platforms":[15,53],"such":[16],"as":[17],"Xilinx":[18],"Virtex-5":[19],"or":[20],"Virtex-6":[21],"FPGA":[22,119],"can":[23,79,114],"implement":[24],"multiprocessor":[25],"systems":[26],"(with":[27],"soft-core":[28,110,113],"and":[29,38,44,56,94,136,151,156],"hard-core":[30],"processors)":[31],"{with":[32],"just":[33],"a":[34,98,127],"few":[35],"mouse":[36],"clicks}":[37],"offer":[39],"the":[40,77,81,92,95,141,148],"possibility":[41],"of":[42,83,97,143],"partial":[43,134,157],"dynamic":[45],"reconfiguration.":[46,158],"Software":[47],"tasks":[48,85],"are":[49],"scheduled":[50],"on":[51,118,120],"these":[52,72,131],"by":[54],"distributed":[57],"Real":[58],"Time":[59],"Operating":[60],"System":[61],"(RTOS).":[62],"To":[63],"provide":[64],"high":[65],"performance":[66],"(execution":[67],"time,":[68],"power":[69],"consumption...)":[70],"to":[71],"Multiprocessor":[73],"Soc":[74],"(MPSoC)":[75],"platforms,":[76],"RTOS":[78],"enable":[80],"migration":[82,108,139,155],"software":[84,99,137],"between":[86,109],"processors.":[87,111],"Our":[88],"work":[89],"deals":[90],"study":[93],"layer":[100],"(an":[101],"application":[102],"programming":[103],"interface)":[104],"which":[105],"allows":[106],"task":[107,138,154],"The":[112],"be":[115],"dynamically":[116],"loaded":[117],"demand.":[121],"this":[123],"paper,":[124],"we":[125],"present":[126],"platform":[128],"that":[129],"merges":[130],"two":[132],"aspects,":[133],"reconfiguration":[135],"context":[142],"MPSoCs.":[144],"We":[145],"notably":[146],"investigate":[147],"incurred":[149],"time":[150],"overhead":[152],"for":[153]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}