{"id":"https://openalex.org/W2121342077","doi":"https://doi.org/10.1109/real.2003.1253273","title":"Network-on-chip modeling for system-level multiprocessor simulation","display_name":"Network-on-chip modeling for system-level multiprocessor simulation","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W2121342077","doi":"https://doi.org/10.1109/real.2003.1253273","mag":"2121342077"},"language":"en","primary_location":{"id":"doi:10.1109/real.2003.1253273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/real.2003.1253273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056287081","display_name":"Jan Madsen","orcid":"https://orcid.org/0000-0002-5098-8454"},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"J. Madsen","raw_affiliation_strings":["Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark"],"affiliations":[{"raw_affiliation_string":"Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076557201","display_name":"Shankar Mahadevan","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"S. Mahadevan","raw_affiliation_strings":["Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark"],"affiliations":[{"raw_affiliation_string":"Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014769678","display_name":"K. Virk","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"K. Virk","raw_affiliation_strings":["Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark"],"affiliations":[{"raw_affiliation_string":"Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065033075","display_name":"Mercury Jair Gonzalez","orcid":null},"institutions":[{"id":"https://openalex.org/I96673099","display_name":"Technical University of Denmark","ror":"https://ror.org/04qtj9h94","country_code":"DK","type":"education","lineage":["https://openalex.org/I96673099"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"M. Gonzalez","raw_affiliation_strings":["Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark"],"affiliations":[{"raw_affiliation_string":"Informatics and Mathematical Modeling, Technical University of Denmark, Denmark","institution_ids":["https://openalex.org/I96673099"]},{"raw_affiliation_string":"Informatics & Math. Modeling, Tech. Univ. Denmark, Lyngby, Denmark","institution_ids":["https://openalex.org/I96673099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056287081"],"corresponding_institution_ids":["https://openalex.org/I96673099"],"apc_list":null,"apc_paid":null,"fwci":3.9851,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.94320101,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"265","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7855891585350037},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7243589162826538},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5732550024986267},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5576375722885132},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49124306440353394},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4699459373950958},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46692630648612976},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44449105858802795},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06043821573257446}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7855891585350037},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7243589162826538},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5732550024986267},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5576375722885132},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49124306440353394},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4699459373950958},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46692630648612976},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44449105858802795},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06043821573257446}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/real.2003.1253273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/real.2003.1253273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/8c6e1bcd-a28d-42c8-9647-5345985c19e7","is_oa":false,"landing_page_url":"https://orbit.dtu.dk/en/publications/8c6e1bcd-a28d-42c8-9647-5345985c19e7","pdf_url":null,"source":{"id":"https://openalex.org/S4306400705","display_name":"Technical University of Denmark, DTU Orbit (Technical University of Denmark, DTU)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I96673099","host_organization_name":"Technical University of Denmark","host_organization_lineage":["https://openalex.org/I96673099"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Madsen , J , Mahadevan , S , Virk , K M & Gonzalez , M J 2003 , Network-on-Chip Modeling for System-Level Multiprocessor Simulation . in The 24th IEEE International Real-Time Systems Symposium . IEEE Computer Society Press , pp. 265-274 . < http://www.imm.dtu.dk/pubdb/p.php?2517 >","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1483005138","https://openalex.org/W1514004212","https://openalex.org/W1548168045","https://openalex.org/W1556398190","https://openalex.org/W1850405760","https://openalex.org/W1974394055","https://openalex.org/W1993130508","https://openalex.org/W2011403724","https://openalex.org/W2050487400","https://openalex.org/W2103621771","https://openalex.org/W2103910872","https://openalex.org/W2119677480","https://openalex.org/W2126659798","https://openalex.org/W2139385167","https://openalex.org/W2140420993","https://openalex.org/W2147320072","https://openalex.org/W2157617940","https://openalex.org/W2160642395","https://openalex.org/W2171825402","https://openalex.org/W2296445158","https://openalex.org/W2489328233","https://openalex.org/W2548664652","https://openalex.org/W4232247570","https://openalex.org/W4239812042","https://openalex.org/W4241824790","https://openalex.org/W4253240009","https://openalex.org/W4253638730","https://openalex.org/W6638820435","https://openalex.org/W6675746351","https://openalex.org/W7045306877"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W4863605","https://openalex.org/W2388672758","https://openalex.org/W2502691491","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W2017236304","https://openalex.org/W4285287318","https://openalex.org/W1978899622"],"abstract_inverted_index":{"With":[0],"the":[1,11,46,52,64,71,84,91,134,152,173,180],"increasing":[2],"number":[3],"of":[4,51,63,67,73,136,154],"transistors":[5],"available":[6],"on":[7,28,146],"a":[8,29,36,41,68,80,98,115,121,137,142,147,161],"single":[9,30],"chip,":[10,31],"system-on-chip":[12],"(SoC)":[13],"paradigm":[14,33],"has":[15,34,76,141],"evolved":[16],"to":[17,40,82,130],"exploit":[18],"its":[19],"full":[20],"potential.":[21],"As":[22],"many":[23],"processors":[24],"can":[25],"be":[26,177],"accommodated":[27],"this":[32,111],"forced":[35],"communication-centric,":[37],"as":[38,79],"opposed":[39],"computation-centric,":[42],"design":[43],"view.":[44],"Thus,":[45],"choice,":[47],"management":[48],"and":[49,61,132,159,170],"modeling":[50],"SoC":[53],"interconnect":[54,93],"is":[55,89],"essential":[56],"for":[57,95],"an":[58],"accurate":[59],"evaluation":[60],"optimization":[62],"global":[65],"performance":[66],"system.":[69],"Recently,":[70],"notion":[72],"network-on-chip":[74],"(NoC)":[75],"been":[77],"introduced":[78],"way":[81],"extend":[83],"classical":[85],"bus-based":[86],"interconnection,":[87],"which":[88],"still":[90],"dominant":[92],"structure":[94],"SoCs,":[96],"into":[97],"dedicated,":[99],"segmented":[100],"and,":[101],"possibly,":[102],"packet-switched":[103],"network":[104],"fabric":[105],"(Benini":[106],"et":[107],"al.,":[108],"2002).":[109],"In":[110],"paper,":[112],"we":[113],"present":[114],"NoC":[116,168],"model":[117,131,156,175],"which,":[118],"together":[119],"with":[120],"multiprocessor":[122,148,163],"real-time":[123,143],"operating":[124],"system":[125,139,164],"(RTOS)":[126],"model,":[127],"allows":[128],"us":[129],"analyze":[133],"behavior":[135],"complex":[138],"that":[140],"application":[144],"running":[145],"platform.":[149],"We":[150],"demonstrate":[151],"potential":[153],"our":[155],"by":[157],"simulating":[158],"analyzing":[160],"small":[162],"connected":[165],"through":[166],"different":[167],"topologies,":[169],"discuss":[171],"how":[172],"simulation":[174],"may":[176],"used":[178],"during":[179],"design-space":[181],"exploration":[182],"phase.":[183]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}