{"id":"https://openalex.org/W2126511047","doi":"https://doi.org/10.1109/real.2003.1253272","title":"Generating formal models for real-time verification by exact low-level runtime analysis of synchronous programs","display_name":"Generating formal models for real-time verification by exact low-level runtime analysis of synchronous programs","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W2126511047","doi":"https://doi.org/10.1109/real.2003.1253272","mag":"2126511047"},"language":"en","primary_location":{"id":"doi:10.1109/real.2003.1253272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/real.2003.1253272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037595444","display_name":"George Logothetis","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"G. Logothetis","raw_affiliation_strings":["Institute for Computer Design and Fault Tolerance Department of Computer Science, University of Karlsruhe, Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Design and Fault Tolerance Department of Computer Science, University of Karlsruhe, Karlsruhe, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081184867","display_name":"Klaus Schneider","orcid":"https://orcid.org/0000-0002-1305-7132"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"K. Schneider","raw_affiliation_strings":["Institute for Computer Design and Fault Tolerance Department of Computer Science, University of Karlsruhe, Karlsruhe, Germany","Reactive Systems Group Department of Computer Science, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Design and Fault Tolerance Department of Computer Science, University of Karlsruhe, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Reactive Systems Group Department of Computer Science, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021060401","display_name":"C. Metzler","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Metzler","raw_affiliation_strings":["Institute for Computer Design and Fault Tolerance Department of Computer Science, University of Karlsruhe, Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Computer Design and Fault Tolerance Department of Computer Science, University of Karlsruhe, Karlsruhe, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037595444"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.57640611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1755","issue":null,"first_page":"256","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.847343385219574},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7225189805030823},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6370427012443542},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.47099441289901733},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.45959576964378357},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.45519718527793884},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4307166635990143},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.41979360580444336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3429945707321167},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33680933713912964}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.847343385219574},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7225189805030823},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6370427012443542},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47099441289901733},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.45959576964378357},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.45519718527793884},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4307166635990143},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.41979360580444336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3429945707321167},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33680933713912964},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/real.2003.1253272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/real.2003.1253272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W41095567","https://openalex.org/W319261596","https://openalex.org/W1489435921","https://openalex.org/W1512065445","https://openalex.org/W1517999358","https://openalex.org/W1557490801","https://openalex.org/W1561021211","https://openalex.org/W1586502670","https://openalex.org/W1867420405","https://openalex.org/W1874478398","https://openalex.org/W1875492031","https://openalex.org/W1981808971","https://openalex.org/W2024800288","https://openalex.org/W2080267935","https://openalex.org/W2113088395","https://openalex.org/W2113466639","https://openalex.org/W2117464392","https://openalex.org/W2117496103","https://openalex.org/W2123711706","https://openalex.org/W2129395888","https://openalex.org/W2132551355","https://openalex.org/W2135287711","https://openalex.org/W2145529472","https://openalex.org/W2147661183","https://openalex.org/W2151561628","https://openalex.org/W2158737060","https://openalex.org/W2159638992","https://openalex.org/W2166071597","https://openalex.org/W2166295031","https://openalex.org/W2171273359","https://openalex.org/W2179148191","https://openalex.org/W2269221215","https://openalex.org/W2555657893","https://openalex.org/W2617010242","https://openalex.org/W4206455946","https://openalex.org/W4235600985","https://openalex.org/W4237796574","https://openalex.org/W4241066806","https://openalex.org/W4243532162","https://openalex.org/W6611236826","https://openalex.org/W6635289408","https://openalex.org/W6639197786","https://openalex.org/W6645186604","https://openalex.org/W6676786528","https://openalex.org/W6678583498","https://openalex.org/W6693615794","https://openalex.org/W6738225487"],"related_works":["https://openalex.org/W2406499533","https://openalex.org/W2809618173","https://openalex.org/W3036403349","https://openalex.org/W1968510839","https://openalex.org/W2950360254","https://openalex.org/W4375857205","https://openalex.org/W1563456403","https://openalex.org/W150634083","https://openalex.org/W4252734721","https://openalex.org/W1522369122"],"abstract_inverted_index":{"Synchronous":[0],"programming":[1],"languages":[2],"are":[3,42,50],"well-suited":[4],"for":[5,16,36,104],"the":[6,17,25,47,88,116],"implementation":[7],"and":[8,55,101,103],"verification":[9],"of":[10,19,112],"real-time":[11,20],"systems.":[12],"The":[13],"main":[14],"benefit":[15],"estimation":[18],"constraints":[21],"is":[22,58],"thereby":[23],"that":[24,66],"macro":[26,48],"steps":[27,49],"provided":[28],"by":[29,52,86],"synchronous":[30,40,84],"programs":[31],"can":[32],"be":[33],"directly":[34],"used":[35],"runtime":[37],"analysis.":[38],"If":[39],"circuits":[41],"generated":[43],"from":[44,82],"these":[45],"descriptions,":[46],"implemented":[51],"combinatorial":[53],"circuits,":[54],"if":[56],"software":[57,94],"generated,":[59],"they":[60],"correspond":[61],"to":[62,77,114],"basic":[63],"building":[64],"blocks":[65],"do":[67],"not":[68],"contain":[69],"loops.":[70],"In":[71],"this":[72,96,107],"paper,":[73],"we":[74],"describe":[75],"methods":[76],"generate":[78],"timed":[79],"transitions":[80],"systems":[81],"a":[83,110],"program":[85],"taking":[87],"final":[89],"architecture":[90],"into":[91],"account.":[92],"For":[93],"synthesis,":[95,106],"requires":[97,108],"considering":[98,109],"different":[99],"microprocessors":[100],"compilers,":[102],"hardware":[105],"hierarchy":[111],"clocks":[113],"optimize":[115],"clock":[117],"speed.":[118]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}