{"id":"https://openalex.org/W2097403558","doi":"https://doi.org/10.1109/real.2003.1253270","title":"Scheduling analysis integration for heterogeneous multiprocessor SoC","display_name":"Scheduling analysis integration for heterogeneous multiprocessor SoC","publication_year":2004,"publication_date":"2004-05-25","ids":{"openalex":"https://openalex.org/W2097403558","doi":"https://doi.org/10.1109/real.2003.1253270","mag":"2097403558"},"language":"en","primary_location":{"id":"doi:10.1109/real.2003.1253270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/real.2003.1253270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108503179","display_name":"Kai Richter","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"K. Richter","raw_affiliation_strings":["Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Brunswick, Germany","Inst. of Comput. & Commun. Network Eng., Tech. Univ. of Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Inst. of Comput. & Commun. Network Eng., Tech. Univ. of Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063290368","display_name":"Razvan Racu","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Racu","raw_affiliation_strings":["Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Brunswick, Germany","Inst. of Comput. & Commun. Network Eng., Tech. Univ. of Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Inst. of Comput. & Commun. Network Eng., Tech. Univ. of Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075507551","display_name":"Rolf Ernst","orcid":"https://orcid.org/0000-0003-2414-9566"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Ernst","raw_affiliation_strings":["Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Brunswick, Germany","Inst. of Comput. & Commun. Network Eng., Tech. Univ. of Braunschweig, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Communication Network Engineering, Technical University of Braunschweig, Brunswick, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Inst. of Comput. & Commun. Network Eng., Tech. Univ. of Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108503179"],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":null,"apc_paid":null,"fwci":6.3382,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.96816297,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"8","issue":null,"first_page":"236","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8988299369812012},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8387653827667236},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5759667754173279},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5492562651634216},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5417372584342957},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.531507670879364},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5070984363555908},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.4986135959625244},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4547908902168274},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3690887689590454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21175283193588257},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14400771260261536},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.13766974210739136}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8988299369812012},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8387653827667236},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5759667754173279},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5492562651634216},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5417372584342957},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.531507670879364},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5070984363555908},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.4986135959625244},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4547908902168274},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3690887689590454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21175283193588257},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14400771260261536},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.13766974210739136},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/real.2003.1253270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/real.2003.1253270","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.3.8781","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.3.8781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ida.ing.tu-bs.de/research/publications/ps/RRE03:SchedAnalyIntegHeter.ps.gz","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1488202922","https://openalex.org/W1569199077","https://openalex.org/W1573956714","https://openalex.org/W1576380096","https://openalex.org/W1911718429","https://openalex.org/W2015717967","https://openalex.org/W2041874012","https://openalex.org/W2042979415","https://openalex.org/W2086061827","https://openalex.org/W2101508170","https://openalex.org/W2102801019","https://openalex.org/W2104635487","https://openalex.org/W2104680817","https://openalex.org/W2109488193","https://openalex.org/W2124262702","https://openalex.org/W2125244741","https://openalex.org/W2133811601","https://openalex.org/W2143992531","https://openalex.org/W2145132630","https://openalex.org/W2148904180","https://openalex.org/W2165172064","https://openalex.org/W2166440675","https://openalex.org/W2167240608","https://openalex.org/W2262960161","https://openalex.org/W2570030068","https://openalex.org/W4253278820","https://openalex.org/W4254061087","https://openalex.org/W4255425419","https://openalex.org/W6629279738","https://openalex.org/W6634355360","https://openalex.org/W6634365586","https://openalex.org/W6661328434"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W53262038","https://openalex.org/W1973069902","https://openalex.org/W2169248084","https://openalex.org/W2002682434","https://openalex.org/W2016843712","https://openalex.org/W211156700"],"abstract_inverted_index":{"Today,":[0],"only":[1],"very":[2],"few":[3,162],"techniques":[4,49,105],"out":[5],"of":[6,9,26,46,172,182,190],"the":[7,27,34,43,68,76,101,121,130,152,169,173,180,183,188,191],"host":[8],"work":[10],"on":[11,120,129],"formal":[12,40],"performance":[13],"and":[14,42,50,59,112,124],"timing":[15],"analysis":[16,104,138,156],"have":[17],"been":[18],"adopted":[19],"in":[20,38],"MpSoC":[21,47,127],"(multiprocessor":[22],"system-on-chip)":[23],"design.":[24],"One":[25],"key":[28,110,163],"reasons":[29],"is":[30,75,93],"a":[31,60,114,140],"mismatch":[32],"between":[33,117,161],"scheduling":[35,48,103,137,155],"models":[36,82,166],"assumed":[37],"most":[39],"approaches":[41],"heterogeneous":[44],"world":[45],"communication":[51],"patterns.":[52],"This":[53],"heterogeneity":[54],"results":[55],"from":[56],"IP":[57],"reuse":[58,151],"plug-and-play":[61],"design":[62,70,128,175],"style,":[63],"required":[64],"to":[65,108,126,150,167],"effectively":[66],"reach":[67],"necessary":[69],"productivity.":[71],"A":[72],"second":[73],"problem":[74,142],"model":[77,118],"complexity.":[78],"While":[79],"complex,":[80],"specialized":[81],"can":[83,147],"find":[84],"their":[85,90],"way":[86],"into":[87],"industry":[88],"niches,":[89],"broad":[91],"acceptance":[92],"extremely":[94],"doubtful.":[95],"In":[96],"this":[97],"paper,":[98],"we":[99],"review":[100],"existing":[102,153],"with":[106],"respect":[107],"these":[109],"requirements":[111,171],"derive":[113],"good":[115],"compromise":[116],"simplicity":[119],"one":[122],"hand,":[123],"applicability":[125],"other":[131],"hand.":[132],"The":[133],"approach":[134],"represents":[135],"system-level":[136],"as":[139,185,187],"flow-analysis":[141],"for":[143],"event":[144,164],"streams":[145],"that":[146],"be":[148],"configured":[149],"local":[154],"techniques.":[157],"We":[158],"define":[159],"transformations":[160],"stream":[165],"meet":[168],"interfacing":[170],"compositional":[174],"style.":[176],"An":[177],"example":[178],"demonstrates":[179],"application":[181],"approach,":[184],"well":[186],"worthiness":[189],"results.":[192]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}