{"id":"https://openalex.org/W2155174752","doi":"https://doi.org/10.1109/rait.2012.6194582","title":"An improved feedthrough logic for low power circuit design","display_name":"An improved feedthrough logic for low power circuit design","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2155174752","doi":"https://doi.org/10.1109/rait.2012.6194582","mag":"2155174752"},"language":"en","primary_location":{"id":"doi:10.1109/rait.2012.6194582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rait.2012.6194582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 1st International Conference on Recent Advances in Information Technology (RAIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025940959","display_name":"Soumya Sahoo","orcid":"https://orcid.org/0000-0002-3226-8146"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sauvagya Ranjan Sahoo","raw_affiliation_strings":["Department of Electronics & Communication Engineering, National Institute of Technology, Rourkela, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, National Institute of Technology, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102228050","display_name":"Kamala Kanta Mahapatra","orcid":null},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kamala Kanta Mahapatra","raw_affiliation_strings":["Department of Electronics & Communication Engineering, National Institute of Technology, Rourkela, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, National Institute of Technology, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9993,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79950037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"713","last_page":"716"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7925023436546326},{"id":"https://openalex.org/keywords/feedthrough","display_name":"Feedthrough","score":0.7602517604827881},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7539522647857666},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.7470670938491821},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6736520528793335},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6465227603912354},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.6018056273460388},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5977452397346497},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5951467752456665},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5679352283477783},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5630980730056763},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5604199171066284},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5574281811714172},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.528608500957489},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5234301090240479},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5174115896224976},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5169076919555664},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5058233737945557},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4941923916339874},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.4564308226108551},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.37603694200515747},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3429264426231384},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33489400148391724},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3222507834434509},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25138330459594727},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18720147013664246},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.15857133269309998},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07925605773925781}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7925023436546326},{"id":"https://openalex.org/C2777303812","wikidata":"https://www.wikidata.org/wiki/Q5441253","display_name":"Feedthrough","level":2,"score":0.7602517604827881},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7539522647857666},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.7470670938491821},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6736520528793335},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6465227603912354},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.6018056273460388},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5977452397346497},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5951467752456665},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5679352283477783},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5630980730056763},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5604199171066284},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5574281811714172},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.528608500957489},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5234301090240479},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5174115896224976},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5169076919555664},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5058233737945557},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4941923916339874},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.4564308226108551},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.37603694200515747},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3429264426231384},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33489400148391724},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3222507834434509},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25138330459594727},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18720147013664246},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.15857133269309998},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07925605773925781}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rait.2012.6194582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rait.2012.6194582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 1st International Conference on Recent Advances in Information Technology (RAIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1598341975","https://openalex.org/W1602562456","https://openalex.org/W2006097283","https://openalex.org/W2017306469","https://openalex.org/W2093897975","https://openalex.org/W2127148241","https://openalex.org/W2141971978","https://openalex.org/W2161202223","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2350960814","https://openalex.org/W4231710159","https://openalex.org/W1532656204","https://openalex.org/W1495073259","https://openalex.org/W1593138522","https://openalex.org/W1995177342","https://openalex.org/W2155174752","https://openalex.org/W4390345136","https://openalex.org/W2100004029","https://openalex.org/W3160515409"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,54,60,86],"design":[4],"of":[5,28,73,75],"a":[6,12],"low":[7,48],"power":[8,50],"dynamic":[9,49,61],"circuit":[10,45,57],"using":[11],"new":[13],"CMOS":[14,40],"domino":[15],"logic":[16,22,41,62,80],"family":[17],"called":[18],"feedthrough":[19],"logic.":[20],"Dynamic":[21],"circuits":[23],"are":[24,81],"more":[25],"significant":[26],"because":[27],"its":[29],"faster":[30],"speed":[31],"and":[32,78],"lesser":[33],"transistor":[34],"requirement":[35,74],"as":[36],"compared":[37,52],"to":[38,53],"static":[39],"circuits.":[42],"The":[43,64,71],"proposed":[44,56,87],"has":[46],"very":[47],"consumption":[51],"recently":[55],"techniques":[58],"for":[59],"styles.":[63],"concept":[65],"is":[66],"validated":[67],"through":[68],"extensive":[69],"simulation.":[70],"problem":[72],"output":[76],"inverter":[77],"non-inverting":[79],"also":[82],"completely":[83],"eliminated":[84],"in":[85],"design.":[88]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}