{"id":"https://openalex.org/W4367172932","doi":"https://doi.org/10.1109/radioelektronika57919.2023.10109063","title":"Comparative Exploration of Gate Count and Leakage Optimized D-Latch in Nanometer CMOS","display_name":"Comparative Exploration of Gate Count and Leakage Optimized D-Latch in Nanometer CMOS","publication_year":2023,"publication_date":"2023-04-19","ids":{"openalex":"https://openalex.org/W4367172932","doi":"https://doi.org/10.1109/radioelektronika57919.2023.10109063"},"language":"en","primary_location":{"id":"doi:10.1109/radioelektronika57919.2023.10109063","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/radioelektronika57919.2023.10109063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 33rd International Conference Radioelektronika (RADIOELEKTRONIKA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051418913","display_name":"Pritam Bhattacharjee","orcid":"https://orcid.org/0000-0002-1968-1622"},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pritam Bhattacharjee","raw_affiliation_strings":["Amrita Vishwa Vidyapeetham,Amrita School of Engineering,Department of ECE,Kerala,India,690525"],"affiliations":[{"raw_affiliation_string":"Amrita Vishwa Vidyapeetham,Amrita School of Engineering,Department of ECE,Kerala,India,690525","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083250164","display_name":"G. Naveen Goud","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"G. Naveen Goud","raw_affiliation_strings":["Amrita Vishwa Vidyapeetham,Amrita School of Engineering,Department of ECE,Kerala,India,690525"],"affiliations":[{"raw_affiliation_string":"Amrita Vishwa Vidyapeetham,Amrita School of Engineering,Department of ECE,Kerala,India,690525","institution_ids":["https://openalex.org/I81556334"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101511627","display_name":"Vipin Singh","orcid":"https://orcid.org/0000-0003-0312-0449"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vipin K. Singh","raw_affiliation_strings":["National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113","institution_ids":["https://openalex.org/I57496824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082215420","display_name":"Vijay Pratap Yadav","orcid":"https://orcid.org/0000-0003-4827-6412"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vijay P. Yadav","raw_affiliation_strings":["National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113","institution_ids":["https://openalex.org/I57496824"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046326503","display_name":"Abir J. Mondal","orcid":"https://orcid.org/0000-0001-8023-4103"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abir J. Mondal","raw_affiliation_strings":["National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113","institution_ids":["https://openalex.org/I57496824"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009067589","display_name":"Alak Majumder","orcid":"https://orcid.org/0000-0003-4775-8591"},"institutions":[{"id":"https://openalex.org/I57496824","display_name":"National Institute of Technology Arunachal Pradesh","ror":"https://ror.org/020cr8c43","country_code":"IN","type":"education","lineage":["https://openalex.org/I57496824"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Alak Majumder","raw_affiliation_strings":["National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology,iCAS Laboratory,Department of ECE,Arunachal Pradesh,India,791113","institution_ids":["https://openalex.org/I57496824"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5051418913"],"corresponding_institution_ids":["https://openalex.org/I81556334"],"apc_list":null,"apc_paid":null,"fwci":0.134,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40535774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7702403664588928},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6642681360244751},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6173245310783386},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5893664956092834},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5601908564567566},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5380546450614929},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5342416167259216},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5318509936332703},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4962993264198303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47786134481430054},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4735604524612427},{"id":"https://openalex.org/keywords/gate-count","display_name":"Gate count","score":0.4404013454914093},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4320315718650818},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42368924617767334},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4215381145477295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3707427382469177},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3628719747066498},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31348568201065063},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15905383229255676},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12939715385437012}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7702403664588928},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6642681360244751},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6173245310783386},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5893664956092834},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5601908564567566},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5380546450614929},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5342416167259216},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5318509936332703},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4962993264198303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47786134481430054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4735604524612427},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.4404013454914093},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4320315718650818},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42368924617767334},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4215381145477295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3707427382469177},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3628719747066498},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31348568201065063},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15905383229255676},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12939715385437012},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/radioelektronika57919.2023.10109063","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/radioelektronika57919.2023.10109063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 33rd International Conference Radioelektronika (RADIOELEKTRONIKA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1532657536","https://openalex.org/W2032681711","https://openalex.org/W2125954418","https://openalex.org/W2127614267","https://openalex.org/W2148493920","https://openalex.org/W2790211654","https://openalex.org/W2883259301","https://openalex.org/W3083922843","https://openalex.org/W3092511540","https://openalex.org/W3118383122","https://openalex.org/W3157337821","https://openalex.org/W3165578950","https://openalex.org/W3174195390","https://openalex.org/W3184607818","https://openalex.org/W4225782969","https://openalex.org/W6748866243","https://openalex.org/W6794493018","https://openalex.org/W6809773102"],"related_works":["https://openalex.org/W2047694997","https://openalex.org/W2566930948","https://openalex.org/W3144536104","https://openalex.org/W1545551733","https://openalex.org/W2277141716","https://openalex.org/W3090013344","https://openalex.org/W2187069765","https://openalex.org/W2132227366","https://openalex.org/W2733322820","https://openalex.org/W2534150170"],"abstract_inverted_index":{"Power":[0],"dissipation":[1],"in":[2,107],"the":[3,14,25,39,55,90,93],"modern":[4],"integrated":[5],"circuits":[6],"(IC)":[7],"is":[8,59,66,75,81,118,131],"an":[9,125],"important":[10],"parameter":[11],"to":[12,30,89,110,120,134],"determine":[13],"performance":[15],"inside":[16],"a":[17,37,60,69],"chip":[18],"manufactured":[19],"using":[20],"$\\leq$65nm":[21],"process":[22],"technology,":[23],"where":[24,54],"on-chip":[26,42],"static":[27,78,113,139],"power":[28,79,140],"happens":[29],"be":[31],"significantly":[32],"high.":[33],"In":[34],"case":[35],"of":[36,41,68,72,101,137,141],"processor":[38],"majority":[40],"components":[43],"are":[44,105],"sequential":[45],"parts":[46],"like":[47],"memory,":[48],"registers,":[49],"counters":[50],"and":[51,103,143,147],"flip":[52],"flops":[53],"basic":[56],"building":[57],"block":[58],"Data-latch":[61],"(viz.,":[62],"D-latch).":[63],"This":[64],"latch":[65],"made":[67],"good":[70],"number":[71],"transistors":[73],"which":[74,117],"why":[76],"its":[77,135],"consumption":[80],"comparably":[82],"higher":[83],"at":[84],"lower":[85,112],"CMOS":[86],"nodes.":[87],"Due":[88],"emphasis":[91],"on":[92],"low":[94],"gate":[95],"count":[96],"design,":[97],"2":[98],"prominent":[99],"architectures":[100],"4T":[102,142],"5TD-latch":[104,144],"revisited":[106],"this":[108],"article":[109],"record":[111],"(or":[114],"leakage)":[115],"current,":[116],"intended":[119],"curb":[121],"down":[122],"further.":[123],"Accordingly":[124],"improvised":[126],"circuit":[127],"configuration":[128],"incorporating":[129],"LECTOR":[130],"unveiled":[132],"due":[133],"capability":[136],"alleviating":[138],"by":[145],"45.04%":[146],"18.29%":[148],"respectively.":[149]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}