{"id":"https://openalex.org/W3163788793","doi":"https://doi.org/10.1109/radioelektronika52220.2021.9420194","title":"DDS with Noise Reduction by Multiplier-Less Filter Methods","display_name":"DDS with Noise Reduction by Multiplier-Less Filter Methods","publication_year":2021,"publication_date":"2021-04-19","ids":{"openalex":"https://openalex.org/W3163788793","doi":"https://doi.org/10.1109/radioelektronika52220.2021.9420194","mag":"3163788793"},"language":"en","primary_location":{"id":"doi:10.1109/radioelektronika52220.2021.9420194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/radioelektronika52220.2021.9420194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 31st International Conference Radioelektronika (RADIOELEKTRONIKA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040241920","display_name":"Stefan Jahn","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Stefan Jahn","raw_affiliation_strings":["University of Applied Sciences Upper Austria, Softwarepark 11, 4232 Hagenberg, Austria"],"affiliations":[{"raw_affiliation_string":"University of Applied Sciences Upper Austria, Softwarepark 11, 4232 Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112483153","display_name":"Hans-Georg Brachtendorf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136249","display_name":"University of Applied Sciences Upper Austria","ror":"https://ror.org/03jqp6d56","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210136249"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Hans-Georg Brachtendorf","raw_affiliation_strings":["University of Applied Sciences Upper Austria, Softwarepark 11, 4232 Hagenberg, Austria"],"affiliations":[{"raw_affiliation_string":"University of Applied Sciences Upper Austria, Softwarepark 11, 4232 Hagenberg, Austria","institution_ids":["https://openalex.org/I4210136249"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5040241920"],"corresponding_institution_ids":["https://openalex.org/I4210136249"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04936276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7261780500411987},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7046934366226196},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5518872141838074},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.496559202671051},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4687846899032593},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.4674070179462433},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4552740454673767},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4470771849155426},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.424008309841156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3746032416820526},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33031296730041504},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21445739269256592},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.20448815822601318},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15150874853134155}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7261780500411987},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7046934366226196},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5518872141838074},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.496559202671051},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4687846899032593},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.4674070179462433},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4552740454673767},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4470771849155426},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.424008309841156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3746032416820526},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33031296730041504},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21445739269256592},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.20448815822601318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15150874853134155},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/radioelektronika52220.2021.9420194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/radioelektronika52220.2021.9420194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 31st International Conference Radioelektronika (RADIOELEKTRONIKA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W75082849","https://openalex.org/W1578124564","https://openalex.org/W2109256542","https://openalex.org/W2141492992","https://openalex.org/W2151807147","https://openalex.org/W2319973481","https://openalex.org/W2486366530","https://openalex.org/W6777801785"],"related_works":["https://openalex.org/W2810194576","https://openalex.org/W2355127684","https://openalex.org/W2904030123","https://openalex.org/W2373124540","https://openalex.org/W2376722244","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2188510181","https://openalex.org/W2075408055","https://openalex.org/W2899777922"],"abstract_inverted_index":{"Direct":[0],"Digital":[1],"Synthesizers":[2],"have":[3],"the":[4,23,30,52,73,76,79,84,90,117],"disadvantage,":[5],"that":[6],"they":[7],"need":[8],"for":[9],"a":[10,17,60,128,140,148],"higher":[11,86,107],"spurious":[12],"free":[13],"dynamic":[14],"range":[15],"(SFDR)":[16],"larger":[18,49],"bit":[19],"width":[20],"to":[21,34,47,58],"reduce":[22],"uniformly":[24],"distributed":[25],"white":[26],"noise":[27,42,87,96],"caused":[28],"by":[29,89,147],"quantization.":[31],"This":[32,69],"leads":[33],"large":[35],"lookup":[36,80],"tables,":[37],"or":[38],"when":[39],"methods":[40],"of":[41,51,75,78,92,102,119],"shaping":[43,97],"effects":[44],"are":[45,106],"used,":[46],"even":[48],"sizes":[50],"table.":[53],"So":[54],"it":[55],"is":[56,122,127],"necessary":[57],"make":[59],"trade-off":[61],"between":[62],"memory":[63],"usage":[64,118],"and":[65,82,98,113,143],"resulting":[66,85],"signal":[67],"quality.":[68],"paper":[70],"focuses":[71],"on":[72,114,131],"reduction":[74],"size":[77],"table":[81],"reducing":[83],"floor":[88],"combination":[91],"multiplierless":[93],"digital":[94],"filters,":[95],"dithering.":[99],"The":[100,124],"advantage":[101],"multiplier-less":[103],"filter":[104],"implementations":[105,116],"clock":[108],"rates,":[109],"smaller":[110,132],"dial":[111],"spaces,":[112],"FPGA":[115],"DSP":[120],"blocks":[121],"avoided.":[123],"latter":[125],"one":[126],"limiting":[129],"factor":[130],"FPGAs.":[133],"As":[134],"final":[135],"output,":[136],"this":[137],"work":[138],"provides":[139],"MATLAB":[141],"test":[142],"design":[144],"environment":[145],"followed":[146],"VHDL":[149],"implementation":[150],"inclusive":[151],"testbench.":[152]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}