{"id":"https://openalex.org/W4415378249","doi":"https://doi.org/10.1109/prime66228.2025.11203396","title":"A low power logic control core with SPI interface for switches arrays applications","display_name":"A low power logic control core with SPI interface for switches arrays applications","publication_year":2025,"publication_date":"2025-09-21","ids":{"openalex":"https://openalex.org/W4415378249","doi":"https://doi.org/10.1109/prime66228.2025.11203396"},"language":null,"primary_location":{"id":"doi:10.1109/prime66228.2025.11203396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime66228.2025.11203396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 20th International Conference on PhD Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072153601","display_name":"Ionelia-Bianca Brezeanu","orcid":"https://orcid.org/0000-0001-9190-1805"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Ionelia-Bianca Brezeanu","raw_affiliation_strings":["National University of Science and Technology Politehnica Bucharest Bucharest,Romania"],"affiliations":[{"raw_affiliation_string":"National University of Science and Technology Politehnica Bucharest Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055790994","display_name":"Florin Dr\u0103ghici","orcid":"https://orcid.org/0000-0001-8889-8115"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Florin Draghici","raw_affiliation_strings":["National University of Science and Technology Politehnica Bucharest Bucharest,Romania"],"affiliations":[{"raw_affiliation_string":"National University of Science and Technology Politehnica Bucharest Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032290213","display_name":"Gheorghe Brezeanu","orcid":"https://orcid.org/0000-0002-9026-3992"},"institutions":[{"id":"https://openalex.org/I61641377","display_name":"Universitatea Na\u021bional\u0103 de \u0218tiin\u021b\u0103 \u0219i Tehnologie Politehnica Bucure\u0219ti","ror":"https://ror.org/0558j5q12","country_code":"RO","type":"education","lineage":["https://openalex.org/I61641377"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Gheorghe Brezeanu","raw_affiliation_strings":["National University of Science and Technology Politehnica Bucharest Bucharest,Romania"],"affiliations":[{"raw_affiliation_string":"National University of Science and Technology Politehnica Bucharest Bucharest,Romania","institution_ids":["https://openalex.org/I61641377"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5072153601"],"corresponding_institution_ids":["https://openalex.org/I61641377"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34622331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9900000095367432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6589999794960022},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6345000267028809},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5709999799728394},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5268999934196472},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5009999871253967},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4950999915599823},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47839999198913574},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44040000438690186},{"id":"https://openalex.org/keywords/digital-control","display_name":"Digital control","score":0.4296000003814697},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39410001039505005}],"concepts":[{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6589999794960022},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6345000267028809},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6007999777793884},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5709999799728394},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5268999934196472},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5009999871253967},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4950999915599823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4885999858379364},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47839999198913574},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44040000438690186},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.4296000003814697},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4226999878883362},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42239999771118164},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39410001039505005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3919999897480011},{"id":"https://openalex.org/C149227320","wikidata":"https://www.wikidata.org/wiki/Q884718","display_name":"Block diagram","level":2,"score":0.3889999985694885},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.3598000109195709},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.35589998960494995},{"id":"https://openalex.org/C61505648","wikidata":"https://www.wikidata.org/wiki/Q625752","display_name":"Function block diagram","level":3,"score":0.35370001196861267},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.3330000042915344},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33230000734329224},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3294999897480011},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.32440000772476196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3179999887943268},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.31150001287460327},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.3111000061035156},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3093999922275543},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2906000018119812},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.27630001306533813},{"id":"https://openalex.org/C56685638","wikidata":"https://www.wikidata.org/wiki/Q2300474","display_name":"Power control","level":3,"score":0.2750999927520752},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.273499995470047},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.2705000042915344},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2590999901294708},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2513999938964844},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.2513999938964844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prime66228.2025.11203396","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime66228.2025.11203396","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 20th International Conference on PhD Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2170533625","https://openalex.org/W3002636534","https://openalex.org/W3009118881","https://openalex.org/W4388193662"],"related_works":[],"abstract_inverted_index":{"This":[0,53],"paper":[1],"proposes":[2],"an":[3],"enhanced":[4],"low":[5],"power":[6],"logic":[7],"control":[8,24],"block":[9,25,39],"equipped":[10],"with":[11,40],"SPI":[12],"interface":[13],"intended":[14],"for":[15],"controlling":[16],"arrays":[17],"of":[18,21],"switches.":[19],"Validation":[20],"the":[22,37,51],"proposed":[23],"architecture":[26],"was":[27,55],"achieved":[28],"through":[29],"silicon":[30],"measurements":[31],"at":[32],"chip":[33],"level":[34],"which":[35],"contains":[36],"digital":[38],"a":[41,74,87],"matrix":[42],"structure":[43],"meant":[44],"to":[45,70],"be":[46,84],"addressed":[47],"and":[48,97],"updated":[49],"by":[50],"controller.":[52],"design":[54],"realized":[56],"in":[57],"65":[58],"nm":[59],"CMOS":[60],"technology,":[61],"targeting":[62],"operating":[63],"voltages":[64],"ranging":[65],"from":[66],"1.0":[67],"V":[68],"up":[69],"2.5":[71],"V,":[72],"across":[73],"wide":[75],"interval,":[76],"$-40^{\\circ}":[77],"\\mathrm{C}-125^{\\circ}":[78],"\\mathrm{C}$.":[79],"High":[80],"speed":[81],"operation":[82,89],"could":[83],"achieved,":[85],"having":[86],"frequency":[88],"above":[90],"70":[91],"MHz,":[92],"very":[93],"fast":[94],"propagation":[95],"delays,":[96],"below":[98],"2":[99],"ns":[100],"data":[101],"setup":[102],"values.":[103]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-21T00:00:00"}