{"id":"https://openalex.org/W4415399822","doi":"https://doi.org/10.1109/prime66228.2025.11203302","title":"Design and Simulation of a 64 Gb/s PAM-4 Wireline Receiver in 22 nm CMOS","display_name":"Design and Simulation of a 64 Gb/s PAM-4 Wireline Receiver in 22 nm CMOS","publication_year":2025,"publication_date":"2025-09-21","ids":{"openalex":"https://openalex.org/W4415399822","doi":"https://doi.org/10.1109/prime66228.2025.11203302"},"language":"en","primary_location":{"id":"doi:10.1109/prime66228.2025.11203302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime66228.2025.11203302","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 20th International Conference on PhD Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028793157","display_name":"Alessio Cortiula","orcid":"https://orcid.org/0000-0002-5793-2779"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Cortiula","raw_affiliation_strings":["University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120084284","display_name":"D. Scubla","orcid":null},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Scubla","raw_affiliation_strings":["University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5120084285","display_name":"S. Murra","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"S. Murra","raw_affiliation_strings":["Infineon Technologies Austria AG,Villach,Austria,9500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG,Villach,Austria,9500","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091717988","display_name":"Davide Menin","orcid":"https://orcid.org/0000-0002-8859-1073"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"D. Menin","raw_affiliation_strings":["Infineon Technologies Austria AG,Villach,Austria,9500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG,Villach,Austria,9500","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060798247","display_name":"Andrea Bandiziol","orcid":"https://orcid.org/0000-0002-7950-0416"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Bandiziol","raw_affiliation_strings":["Infineon Technologies Austria AG,Villach,Austria,9500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG,Villach,Austria,9500","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021976967","display_name":"F. Driussi","orcid":"https://orcid.org/0000-0003-2175-6977"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Driussi","raw_affiliation_strings":["University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Udine,Polytechnic Department of Engineering and Architecture,Udine,Italy,33100","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072258408","display_name":"P. Palestri","orcid":null},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Palestri","raw_affiliation_strings":["University of Modena and Reggio Emilia,Department of Engineering “Enzo Ferrari”,Modena,Italy,41125"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Modena and Reggio Emilia,Department of Engineering “Enzo Ferrari”,Modena,Italy,41125","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.3675597,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7300000190734863},{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.7243000268936157},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.7031999826431274},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.5331000089645386},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.38769999146461487},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.34439998865127563},{"id":"https://openalex.org/keywords/adaptive-equalizer","display_name":"Adaptive equalizer","score":0.33649998903274536}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7300000190734863},{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.7243000268936157},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.7031999826431274},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6417999863624573},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.5331000089645386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4535999894142151},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42089998722076416},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.38769999146461487},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.34439998865127563},{"id":"https://openalex.org/C25125847","wikidata":"https://www.wikidata.org/wiki/Q4680741","display_name":"Adaptive equalizer","level":4,"score":0.33649998903274536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33000001311302185},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3246999979019165},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32089999318122864},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.31220000982284546},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.2540000081062317},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.25099998712539673}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/prime66228.2025.11203302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime66228.2025.11203302","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 20th International Conference on PhD Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:air.uniud.it:11390/1317107","is_oa":false,"landing_page_url":"https://hdl.handle.net/11390/1317107","pdf_url":null,"source":{"id":"https://openalex.org/S4306401163","display_name":"Institutional Research Information System (University of Udine)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I129043915","host_organization_name":"University of Udine","host_organization_lineage":["https://openalex.org/I129043915"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1390348","is_oa":false,"landing_page_url":"https://hdl.handle.net/11380/1390348","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320330618","display_name":"Infineon Technologies","ror":"https://ror.org/005kw6t15"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"We":[0],"report":[1,81],"on":[2],"the":[3,16,54,77,93,99,102,106,109],"design":[4],"of":[5,56,67,76,101],"a":[6],"receiver":[7,104],"for":[8],"high-speed":[9],"I/O":[10],"in":[11],"22nm":[12],"CMOS":[13],"compliant":[14],"with":[15,25],"PCIe":[17],"6.0":[18],"standard":[19],"at":[20,71],"$64":[21],"\\mathrm{~Gb}":[22],"/":[23],"\\mathrm{s}$":[24],"PAM-4":[26],"coding.":[27],"A":[28],"quarter-rate":[29],"architecture":[30],"is":[31,49],"considered,":[32],"implementing":[33],"equalization":[34],"strategies":[35],"such":[36],"as":[37],"Continuous-Time":[38],"Linear":[39],"Equalization":[40,44],"(CTLE)":[41],"and":[42,92,108],"Decision-Feedback":[43],"(DFE,":[45],"direct).":[46],"The":[47,59],"latter":[48],"fully":[50],"adaptive":[51],"thanks":[52],"to":[53,97],"use":[55],"error":[57],"samples.":[58],"Clock-and":[60],"Data-Recovery":[61],"(CDR)":[62],"circuit":[63,88],"controls":[64],"an":[65],"array":[66],"phase":[68],"interpolators":[69],"working":[70],"8":[72],"GHz.":[73],"For":[74],"most":[75],"building":[78],"blocks,":[79,89],"we":[80],"post-layout":[82],"simulation":[83],"results.":[84],"Simulations":[85],"including":[86,105],"selected":[87],"behavioral":[90],"models":[91],"RTL":[94],"are":[95],"used":[96],"assess":[98],"performance":[100],"whole":[103],"CDR":[107],"fully-adaptive":[110],"algorithms.":[111]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-22T00:00:00"}