{"id":"https://openalex.org/W4399997272","doi":"https://doi.org/10.1109/prime61930.2024.10559693","title":"A Bit-Line Biasing Circuit for Analog In-Memory Computing Based on Phase Change Memory","display_name":"A Bit-Line Biasing Circuit for Analog In-Memory Computing Based on Phase Change Memory","publication_year":2024,"publication_date":"2024-06-09","ids":{"openalex":"https://openalex.org/W4399997272","doi":"https://doi.org/10.1109/prime61930.2024.10559693"},"language":"en","primary_location":{"id":"doi:10.1109/prime61930.2024.10559693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime61930.2024.10559693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006883881","display_name":"Andrea Lico","orcid":"https://orcid.org/0000-0001-5267-2421"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Lico","raw_affiliation_strings":["ARCES-DEI - University of Bologna,Bologna,Italy,40123","STMicroelectronics, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI - University of Bologna,Bologna,Italy,40123","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"STMicroelectronics, Bologna, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043380728","display_name":"Alessio Antolini","orcid":"https://orcid.org/0000-0003-0952-3839"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Antolini","raw_affiliation_strings":["ARCES-DEI - University of Bologna,Bologna,Italy,40123"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI - University of Bologna,Bologna,Italy,40123","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065394768","display_name":"Francesco Zavalloni","orcid":"https://orcid.org/0000-0003-0103-8126"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Zavalloni","raw_affiliation_strings":["ARCES-DEI - University of Bologna,Bologna,Italy,40123","STMicroelectronics, Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI - University of Bologna,Bologna,Italy,40123","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"STMicroelectronics, Bologna, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087194868","display_name":"Eleonora Franchi Scarselli","orcid":"https://orcid.org/0000-0001-6994-2088"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Franchi Scarselli","raw_affiliation_strings":["ARCES-DEI - University of Bologna,Bologna,Italy,40123"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES-DEI - University of Bologna,Bologna,Italy,40123","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065446466","display_name":"R. Zurla","orcid":"https://orcid.org/0000-0002-4315-1269"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Zurla","raw_affiliation_strings":["STMicroelectronics,Agrate Brianza,Italy,20864"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Agrate Brianza,Italy,20864","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091318325","display_name":"M. Pasotti","orcid":"https://orcid.org/0000-0003-4988-9982"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Pasotti","raw_affiliation_strings":["STMicroelectronics,Agrate Brianza,Italy,20864"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,Agrate Brianza,Italy,20864","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11315","display_name":"Phase-change materials and chalcogenides","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6756951808929443},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.6471773982048035},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.6374668478965759},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5330278873443604},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5146180391311646},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4967523217201233},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.44402697682380676},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.44283226132392883},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3838616609573364},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31818342208862305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2918514907360077},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28387701511383057},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.21081042289733887},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.1908111572265625},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11082372069358826},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06826135516166687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6756951808929443},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.6471773982048035},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.6374668478965759},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5330278873443604},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5146180391311646},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4967523217201233},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.44402697682380676},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.44283226132392883},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3838616609573364},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31818342208862305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2918514907360077},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28387701511383057},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.21081042289733887},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.1908111572265625},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11082372069358826},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06826135516166687},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime61930.2024.10559693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime61930.2024.10559693","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/972711","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/972711","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W2078260102","https://openalex.org/W2122352981","https://openalex.org/W2804923317","https://openalex.org/W3157585147","https://openalex.org/W3210131213","https://openalex.org/W4210530509","https://openalex.org/W4308089737","https://openalex.org/W4319990485"],"related_works":["https://openalex.org/W4232117715","https://openalex.org/W4285257158","https://openalex.org/W2019862949","https://openalex.org/W2181798140","https://openalex.org/W2898989424","https://openalex.org/W1690307066","https://openalex.org/W2142941833","https://openalex.org/W4238754064","https://openalex.org/W2189053673","https://openalex.org/W4318328868"],"abstract_inverted_index":{"Analog":[0],"In-memory":[1],"Computing":[2],"(AIMC)":[3],"is":[4,26,48,60],"a":[5,27,69,77,84,111,117,145],"promising":[6],"approach":[7],"for":[8,30,91],"reducing":[9],"energy":[10],"consumption":[11],"and":[12,36,72,108,114,128,151],"latency":[13],"caused":[14],"by":[15],"internal":[16],"data":[17,38],"transfers":[18],"of":[19,58,83,99,126,136],"conventional":[20],"computing":[21],"architectures.":[22],"Phase-change":[23],"Memory":[24],"(PCM)":[25],"valuable":[28],"technology":[29,121],"AIMC":[31,46],"due":[32],"to":[33,96],"its":[34],"multi-bit":[35],"high-density":[37],"storage":[39],"capability.":[40],"The":[41,102],"most":[42],"explored":[43],"task":[44],"in":[45,110,116],"paradigms":[47],"Matrix-Vector":[49],"Multiplication":[50],"(MVM)":[51],"and,":[52],"during":[53],"the":[54,56,93,124,134,141],"computation,":[55],"array":[57,98],"PCM":[59],"typically":[61],"read":[62],"at":[63,123],"fixed":[64],"voltage.":[65],"This":[66],"paper":[67],"proposes":[68],"detailed":[70],"analysis":[71],"experimental":[73],"characterization":[74],"along":[75],"with":[76,79],"comparison":[78],"other":[80],"simulated":[81],"solutions":[82],"bit":[85],"line":[86],"biasing":[87],"circuit":[88],"scheme":[89,104,143],"used":[90],"applying":[92],"reading":[94],"voltage":[95],"an":[97],"embedded":[100],"PCM.":[101],"proposed":[103,142],"has":[105],"been":[106],"designed":[107,113],"employed":[109],"prototype":[112],"fabricated":[115],"90-nm":[118],"STMicroelectronics":[119],"CMOS":[120],"aimed":[122],"execution":[125],"Multiply":[127],"Accumulate":[129],"(MAC)":[130],"tasks,":[131],"which":[132],"are":[133],"core":[135],"MVM.":[137],"Results":[138],"show":[139],"that":[140],"represents":[144],"trade":[146],"off":[147],"solution":[148],"between":[149],"accuracy":[150],"power":[152],"consumption.":[153]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}