{"id":"https://openalex.org/W4399997181","doi":"https://doi.org/10.1109/prime61930.2024.10559679","title":"A Simple Synthesis Methodology for 3-Stage LNA Design in GaAs Technology","display_name":"A Simple Synthesis Methodology for 3-Stage LNA Design in GaAs Technology","publication_year":2024,"publication_date":"2024-06-09","ids":{"openalex":"https://openalex.org/W4399997181","doi":"https://doi.org/10.1109/prime61930.2024.10559679"},"language":"en","primary_location":{"id":"doi:10.1109/prime61930.2024.10559679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime61930.2024.10559679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008627628","display_name":"Fida Abdalrahman","orcid":"https://orcid.org/0000-0003-3178-2394"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fida Abdalrahman","raw_affiliation_strings":["Universita di Roma Tor Vergata,Department of Electronic Engineering,Rome,Italy","Department of Electronic Engineering, Universita di Roma Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita di Roma Tor Vergata,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, Universita di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019146307","display_name":"Patrick E. Longhi","orcid":"https://orcid.org/0000-0003-0923-5917"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Patrick E. Longhi","raw_affiliation_strings":["Universita di Roma Tor Vergata,Department of Electronic Engineering,Rome,Italy","Department of Electronic Engineering, Universita di Roma Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita di Roma Tor Vergata,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, Universita di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057631769","display_name":"Ernesto Limiti","orcid":"https://orcid.org/0000-0003-4668-7461"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Limiti","raw_affiliation_strings":["Universita di Roma Tor Vergata,Department of Electronic Engineering,Rome,Italy","Department of Electronic Engineering, Universita di Roma Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universita di Roma Tor Vergata,Department of Electronic Engineering,Rome,Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, Universita di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1856,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47313701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9818999767303467,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10022","display_name":"Semiconductor Quantum Structures and Devices","score":0.9581999778747559,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.6903668642044067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5418994426727295},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3565319776535034},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22442442178726196}],"concepts":[{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.6903668642044067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5418994426727295},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3565319776535034},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22442442178726196},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime61930.2024.10559679","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime61930.2024.10559679","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/386344","is_oa":false,"landing_page_url":"https://hdl.handle.net/2108/386344","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2001235988","https://openalex.org/W2068999897","https://openalex.org/W2072041051","https://openalex.org/W2075521205","https://openalex.org/W2082301702","https://openalex.org/W2160182546","https://openalex.org/W2543064819","https://openalex.org/W2804119389","https://openalex.org/W2946658012","https://openalex.org/W3093573093","https://openalex.org/W3122808755","https://openalex.org/W3145890762","https://openalex.org/W4206532446","https://openalex.org/W4253687614"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W1585007175","https://openalex.org/W2382521049","https://openalex.org/W2390279801","https://openalex.org/W2144385241","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,8,17,78],"new":[4],"approach":[5],"to":[6,44,68,77,130],"design":[7,15],"three-stage":[9],"LNA":[10,50],"starting":[11],"from":[12],"the":[13,34,45,70,98,123,131,136,140,144,153,164,167],"deterministic":[14],"of":[16,26,38,81,108,166],"two-stage":[18],"LNA.":[19],"The":[20,49,62,84,104,119],"first":[21],"two":[22],"stages":[23,28],"are":[24,66,92,148,157],"composed":[25],"common-source":[27,46],"with":[29],"inductive":[30],"source":[31],"degeneration,":[32],"while":[33],"third":[35],"stage":[36],"consists":[37],"an":[39],"RC":[40],"network":[41],"attached":[42],"prior":[43],"FET":[47],"transistor.":[48],"was":[51],"implemented":[52],"using":[53],"WIN":[54],"Foundry's":[55],"PIH1-I0":[56],"Gallium":[57],"Arsenide":[58],"(GaAs)":[59],"E-mode":[60],"technology.":[61],"input":[63,88],"matching":[64,91],"networks":[65],"designed":[67],"satisfy":[69],"optimum":[71],"noise":[72,79,154],"measure":[73],"termination,":[74],"which":[75],"leads":[76],"figure":[80,155],"1.62":[82],"dB.":[83],"measurements":[85,124,147,156],"confirm":[86],"that":[87],"and":[89,125,139,159],"output":[90],"better":[93],"than":[94],"13":[95,116],"dB":[96,110],"at":[97,115],"central":[99],"frequency,":[100],"i.e.,":[101],"15":[102],"GHz.":[103],"highest":[105],"gain":[106],"level":[107],"25":[109],"is":[111,128],"reported":[112,149],"when":[113],"operating":[114],"G":[117],"Hz.":[118],"slight":[120],"deterioration":[121],"between":[122,135],"EM":[126],"simulations":[127],"ascribed":[129],"discrepancy":[132],"in":[133,150],"precision":[134],"software's":[137],"models":[138],"real":[141],"models.":[142],"Only":[143],"small":[145],"signal":[146],"this":[151],"work,":[152],"undergoing":[158],"will":[160],"be":[161],"available":[162],"by":[163],"time":[165],"conference.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2024-06-26T00:00:00"}