{"id":"https://openalex.org/W4382541830","doi":"https://doi.org/10.1109/prime58259.2023.10161936","title":"A Novel Ultra-Low Voltage Fully Synthesizable Comparator exploiting NAND Gates","display_name":"A Novel Ultra-Low Voltage Fully Synthesizable Comparator exploiting NAND Gates","publication_year":2023,"publication_date":"2023-06-18","ids":{"openalex":"https://openalex.org/W4382541830","doi":"https://doi.org/10.1109/prime58259.2023.10161936"},"language":"en","primary_location":{"id":"doi:10.1109/prime58259.2023.10161936","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/prime58259.2023.10161936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["Sapienza University Of Rome, Via Eudossiana 18,Italy,00184"],"affiliations":[{"raw_affiliation_string":"Sapienza University Of Rome, Via Eudossiana 18,Italy,00184","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044330803","display_name":"Cristian Bocciarelli","orcid":"https://orcid.org/0009-0007-9871-4499"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristian Bocciarelli","raw_affiliation_strings":["Sapienza University Of Rome, Via Eudossiana 18,Italy,00184"],"affiliations":[{"raw_affiliation_string":"Sapienza University Of Rome, Via Eudossiana 18,Italy,00184","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Centurelli","raw_affiliation_strings":["Sapienza University Of Rome, Via Eudossiana 18,Italy,00184"],"affiliations":[{"raw_affiliation_string":"Sapienza University Of Rome, Via Eudossiana 18,Italy,00184","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004581528","display_name":"Valerio Spinogatti","orcid":"https://orcid.org/0009-0005-5301-294X"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valerio Spinogatti","raw_affiliation_strings":["Sapienza University Of Rome, Via Eudossiana 18,Italy,00184"],"affiliations":[{"raw_affiliation_string":"Sapienza University Of Rome, Via Eudossiana 18,Italy,00184","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Sapienza University Of Rome, Via Eudossiana 18,Italy,00184"],"affiliations":[{"raw_affiliation_string":"Sapienza University Of Rome, Via Eudossiana 18,Italy,00184","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5016342533"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.6758,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.64659031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7282109260559082},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6450836658477783},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6398866176605225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6216068267822266},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6021728515625},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5694732069969177},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5625064969062805},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5415760278701782},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5392286777496338},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5062491297721863},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4854457974433899},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37382203340530396},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32362139225006104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21588444709777832},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09442183375358582}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7282109260559082},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6450836658477783},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6398866176605225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6216068267822266},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6021728515625},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5694732069969177},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5625064969062805},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5415760278701782},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5392286777496338},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5062491297721863},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4854457974433899},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37382203340530396},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32362139225006104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21588444709777832},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09442183375358582},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime58259.2023.10161936","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/prime58259.2023.10161936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1686617","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/1686617","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1983740965","https://openalex.org/W2175322436","https://openalex.org/W2508772639","https://openalex.org/W2792295266","https://openalex.org/W2800836468","https://openalex.org/W2943848730","https://openalex.org/W2983709821","https://openalex.org/W3001307815","https://openalex.org/W3002233790","https://openalex.org/W3039999009","https://openalex.org/W3131061951","https://openalex.org/W4229065898","https://openalex.org/W4291653022","https://openalex.org/W4295956913"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W1574518580","https://openalex.org/W2130440338","https://openalex.org/W2791832526","https://openalex.org/W2037360960","https://openalex.org/W2161229876","https://openalex.org/W4295177619"],"abstract_inverted_index":{"In":[0],"this":[1],"work":[2],"a":[3,42],"novel":[4],"ultra-low":[5,7],"voltage,":[6],"power":[8],"fully":[9],"synthesizable":[10],"comparator":[11],"is":[12],"presented.":[13],"The":[14],"proposed":[15],"architecture":[16],"exploits":[17],"only":[18],"2-input":[19],"NAND":[20],"gates,":[21],"that":[22],"allow":[23],"minimization":[24],"of":[25,53,74],"the":[26,72,75],"area":[27],"footprint":[28],"and":[29,68],"scalability":[30],"up":[31],"to":[32,59],"extremely":[33],"low":[34],"supply":[35,56],"voltages.":[36],"An":[37],"extensive":[38],"simulation":[39],"campaign":[40],"in":[41,51],"130":[43],"nm":[44],"CMOS":[45],"technology":[46],"has":[47],"shown":[48],"state-of-the-art":[49],"performance":[50],"terms":[52],"power-delay-product":[54],"for":[55],"voltages":[57],"down":[58],"0.3V.":[60],"Simulations":[61],"also":[62],"show":[63],"good":[64],"robustness":[65],"under":[66],"mismatch":[67],"PVT":[69],"variations,":[70],"proving":[71],"feasibility":[73],"approach.":[76]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}