{"id":"https://openalex.org/W4382541876","doi":"https://doi.org/10.1109/prime58259.2023.10161872","title":"Common-Gate Zero Current Detector with Body-Voltage Based Offset Compensation","display_name":"Common-Gate Zero Current Detector with Body-Voltage Based Offset Compensation","publication_year":2023,"publication_date":"2023-06-18","ids":{"openalex":"https://openalex.org/W4382541876","doi":"https://doi.org/10.1109/prime58259.2023.10161872"},"language":"en","primary_location":{"id":"doi:10.1109/prime58259.2023.10161872","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/prime58259.2023.10161872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092357714","display_name":"Simone Zaffin","orcid":"https://orcid.org/0009-0008-3612-5354"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone Zaffin","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","DEIB, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092359319","display_name":"Stefano Macario","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Macario","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","DEIB, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082021155","display_name":"Alessandro Bertolini","orcid":"https://orcid.org/0000-0002-9869-8560"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Bertolini","raw_affiliation_strings":["STMicroelectronics,RND,Milan,Italy","RND, STMicroelectronics, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,RND,Milan,Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"RND, STMicroelectronics, Milan, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082430235","display_name":"Mauro Leoncini","orcid":"https://orcid.org/0000-0002-1999-3132"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Leoncini","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","DEIB, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052872730","display_name":"Massimo Ghioni","orcid":"https://orcid.org/0000-0002-8626-3658"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Ghioni","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","DEIB, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0776975,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"353","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/zero-crossing","display_name":"Zero crossing","score":0.7707325220108032},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7530995607376099},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7270946502685547},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7105190753936768},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6521925330162048},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.6455367803573608},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.571009635925293},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5385243892669678},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5196000933647156},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5109280943870544},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.499957799911499},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4859375059604645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4416593611240387},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4413929283618927},{"id":"https://openalex.org/keywords/dc-bias","display_name":"DC bias","score":0.4283468723297119},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.34416526556015015},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.24727386236190796},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.10329452157020569}],"concepts":[{"id":"https://openalex.org/C120415902","wikidata":"https://www.wikidata.org/wiki/Q462383","display_name":"Zero crossing","level":3,"score":0.7707325220108032},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7530995607376099},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7270946502685547},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7105190753936768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6521925330162048},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.6455367803573608},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.571009635925293},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5385243892669678},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5196000933647156},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5109280943870544},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.499957799911499},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4859375059604645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4416593611240387},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4413929283618927},{"id":"https://openalex.org/C88682704","wikidata":"https://www.wikidata.org/wiki/Q2907415","display_name":"DC bias","level":3,"score":0.4283468723297119},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34416526556015015},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.24727386236190796},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.10329452157020569},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime58259.2023.10161872","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/prime58259.2023.10161872","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1251157","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1251157","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2123543359","https://openalex.org/W2125110057","https://openalex.org/W2152122400","https://openalex.org/W2161176756","https://openalex.org/W2772105058","https://openalex.org/W3217750883","https://openalex.org/W4285018756","https://openalex.org/W6678436831"],"related_works":["https://openalex.org/W3123985664","https://openalex.org/W1965786156","https://openalex.org/W2107423283","https://openalex.org/W2797920886","https://openalex.org/W2791607411","https://openalex.org/W2896215207","https://openalex.org/W2049107348","https://openalex.org/W1985839329","https://openalex.org/W2795128066","https://openalex.org/W2292853912"],"abstract_inverted_index":{"A":[0],"zero-current-detector":[1],"(ZCD)":[2],"circuit":[3],"is":[4,108],"usually":[5],"required":[6],"in":[7,110,132],"switching":[8],"dc/dc":[9],"converters":[10],"to":[11],"enable":[12],"low":[13],"current":[14,61,90],"mode":[15],"operations":[16],"such":[17],"as":[18],"discontinuous-current-mode.":[19],"The":[20,71,121,139],"ZCD":[21,49,117,146],"input":[22,118,140],"offset":[23,73,142],"arising":[24],"from":[25],"process":[26],"variations":[27],"and":[28,54,150],"components":[29],"mismatch":[30],"makes":[31],"the":[32,41,59,64,68,78,85,88,96,100,103,116,144,152],"converter":[33],"switch":[34],"with":[35,129,136,149],"a":[36,48,92,111,133,161],"non-zero":[37],"inductor":[38,60],"current,":[39],"reducing":[40],"overall":[42],"conversion":[43],"efficiency.":[44],"This":[45],"paper":[46],"presents":[47],"structure":[50],"that":[51],"ensures":[52],"fast":[53],"accurate":[55],"zero-crossing":[56],"detection":[57],"of":[58,67,81,84,91,123,143,163],"by":[62,159],"checking":[63],"drain-source":[65],"voltage":[66,80,106],"low-side":[69],"switch.":[70],"proposed":[72,153],"correction":[74,154],"technique":[75,125],"acts":[76],"on":[77],"body":[79,105],"two":[82],"NMOS":[83],"comparator,":[86],"sensing":[87],"output":[89],"differential":[93],"pair":[94],"during":[95],"first":[97],"phase.":[98],"In":[99],"comparison":[101],"phase,":[102],"corrected":[104],"value":[107],"stored":[109],"holding":[112],"capacitor,":[113],"drastically":[114],"lowering":[115],"referred":[119,141],"offset.":[120],"effectiveness":[122],"this":[124],"has":[126,156],"been":[127,157],"proved":[128],"transistor-level":[130],"simulation":[131],"BCD":[134],"technology":[135],"180nm":[137],"CMOS.":[138],"same":[145],"topology,":[147],"implemented":[148],"without":[151],"method,":[155],"reduced":[158],"about":[160],"factor":[162],"30.":[164]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}