{"id":"https://openalex.org/W4285013952","doi":"https://doi.org/10.1109/prime55000.2022.9816829","title":"Programmable delay lines on different LUT implementations for CRO-PUF","display_name":"Programmable delay lines on different LUT implementations for CRO-PUF","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285013952","doi":"https://doi.org/10.1109/prime55000.2022.9816829"},"language":"en","primary_location":{"id":"doi:10.1109/prime55000.2022.9816829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime55000.2022.9816829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077570184","display_name":"Guillermo D\u00edez-Se\u00f1orans","orcid":"https://orcid.org/0000-0001-9131-0861"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Diez-Senorans","raw_affiliation_strings":["Group of Electronic Design"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024907644","display_name":"Miguel Garcia-Bosque","orcid":"https://orcid.org/0000-0001-8648-6248"},"institutions":[{"id":"https://openalex.org/I4210100615","display_name":"Centro Universitario de la Defensa en San Javier","ror":"https://ror.org/00nqz4988","country_code":"ES","type":"education","lineage":["https://openalex.org/I4210100615"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Garcia-Bosque","raw_affiliation_strings":["Centro Universitario de la Defensa, Academia General Militar"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centro Universitario de la Defensa, Academia General Militar","institution_ids":["https://openalex.org/I4210100615"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087490497","display_name":"Carlos S\u00e1nchez\u2010Azqueta","orcid":"https://orcid.org/0000-0002-8236-825X"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Sanchez-Azqueta","raw_affiliation_strings":["University of Zaragoza,Department of Applied Physics,Zaragoza,Spain,50009"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Zaragoza,Department of Applied Physics,Zaragoza,Spain,50009","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Group of Electronic Design"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1664,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7625448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.881369948387146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.879074215888977},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6503774523735046},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5009498596191406},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4647578001022339},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45694881677627563},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.4178868234157562},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.41704773902893066},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4147421419620514},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40528345108032227},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35568878054618835}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.881369948387146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.879074215888977},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6503774523735046},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5009498596191406},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4647578001022339},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45694881677627563},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.4178868234157562},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.41704773902893066},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4147421419620514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40528345108032227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35568878054618835},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prime55000.2022.9816829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime55000.2022.9816829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2000171858","https://openalex.org/W2012561239","https://openalex.org/W2116374153","https://openalex.org/W2126460857","https://openalex.org/W2141757723","https://openalex.org/W2483049553","https://openalex.org/W2598729596","https://openalex.org/W2627094295","https://openalex.org/W2921048809","https://openalex.org/W3210969919","https://openalex.org/W6739799580"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2125609625","https://openalex.org/W2913952975","https://openalex.org/W1565986912","https://openalex.org/W2189515211","https://openalex.org/W2133858708","https://openalex.org/W2808864279","https://openalex.org/W4379115868"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"analyze":[4],"the":[5,47,50,60,63,66,77],"performance":[6],"of":[7,37,62],"configurable":[8],"physically":[9],"unclonable":[10],"functions":[11],"based":[12],"on":[13,46,82],"ring":[14,38],"oscillators":[15,39],"(CRO-PUFs)":[16],"implemented":[17],"in":[18,23,74],"FPGA":[19],"due":[20],"to":[21],"differences":[22],"detailed":[24],"routing":[25],"at":[26],"LUT":[27,55],"level.":[28],"The":[29],"different":[30],"PUF":[31],"configurations":[32],"for":[33,59,72],"a":[34],"given":[35],"set":[36],"are":[40],"generated":[41],"using":[42],"programmable":[43],"delay":[44],"lines":[45],"cells":[48],"realizing":[49],"inverters,":[51],"while":[52],"only":[53],"one":[54],"input":[56],"is":[57,70],"used":[58],"propagation":[61],"oscillations":[64],"along":[65],"ring.":[67],"This":[68],"architecture":[69],"suitable":[71],"implementation":[73],"FPGA,":[75],"so":[76],"experiments":[78],"have":[79],"been":[80],"conducted":[81],"Xilinx\u2019s":[83],"Zynq":[84],"SoC.":[85]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}