{"id":"https://openalex.org/W4285047319","doi":"https://doi.org/10.1109/prime55000.2022.9816757","title":"Development of an Analog Front-End for Brain-Computer Interfaces","display_name":"Development of an Analog Front-End for Brain-Computer Interfaces","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285047319","doi":"https://doi.org/10.1109/prime55000.2022.9816757"},"language":"en","primary_location":{"id":"doi:10.1109/prime55000.2022.9816757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime55000.2022.9816757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002808718","display_name":"Sebastian Doliwa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123225","display_name":"Ruhr West University of Applied Sciences","ror":"https://ror.org/02nkxrq89","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210123225"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Doliwa","raw_affiliation_strings":["University of Applied Science Ruhr-West,Institute for Computer Science,Mülheim an der Ruhr,Germany","lheim an der Ruhr, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Applied Science Ruhr-West,Institute for Computer Science,Mülheim an der Ruhr,Germany","institution_ids":["https://openalex.org/I4210123225"]},{"raw_affiliation_string":"lheim an der Ruhr, Germany","institution_ids":["https://openalex.org/I4210123225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011794059","display_name":"Andreas Erbsl\u00f6h","orcid":"https://orcid.org/0000-0001-6702-892X"},"institutions":[{"id":"https://openalex.org/I62318514","display_name":"University of Duisburg-Essen","ror":"https://ror.org/04mz5ra38","country_code":"DE","type":"education","lineage":["https://openalex.org/I62318514"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Erbsloh","raw_affiliation_strings":["University of Duisburg-Essen,Electronic Components and Circuits,Duisburg,Germany","Electronic Components and Circuits, University of Duisburg-Essen, Duisburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Duisburg-Essen,Electronic Components and Circuits,Duisburg,Germany","institution_ids":["https://openalex.org/I62318514"]},{"raw_affiliation_string":"Electronic Components and Circuits, University of Duisburg-Essen, Duisburg, Germany","institution_ids":["https://openalex.org/I62318514"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047266984","display_name":"Karsten Seidl","orcid":"https://orcid.org/0000-0001-6197-5037"},"institutions":[{"id":"https://openalex.org/I4210100127","display_name":"Fraunhofer Institute for Microelectronic Circuits and Systems","ror":"https://ror.org/01243c877","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210100127","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I62318514","display_name":"University of Duisburg-Essen","ror":"https://ror.org/04mz5ra38","country_code":"DE","type":"education","lineage":["https://openalex.org/I62318514"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karsten Seidl","raw_affiliation_strings":["University of Duisburg-Essen,Electronic Components and Circuits,Duisburg,Germany","Electronic Components and Circuits, University of Duisburg-Essen, Duisburg, Germany","Fraunhofer Institute for Microelectronic Circuits and Systems, Duisburg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Duisburg-Essen,Electronic Components and Circuits,Duisburg,Germany","institution_ids":["https://openalex.org/I62318514"]},{"raw_affiliation_string":"Electronic Components and Circuits, University of Duisburg-Essen, Duisburg, Germany","institution_ids":["https://openalex.org/I62318514"]},{"raw_affiliation_string":"Fraunhofer Institute for Microelectronic Circuits and Systems, Duisburg, Germany","institution_ids":["https://openalex.org/I4210100127"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084075127","display_name":"Ioannis Iossifidis","orcid":"https://orcid.org/0000-0002-9876-4396"},"institutions":[{"id":"https://openalex.org/I4210123225","display_name":"Ruhr West University of Applied Sciences","ror":"https://ror.org/02nkxrq89","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210123225"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ioannis Iossifidis","raw_affiliation_strings":["University of Applied Science Ruhr-West,Institute for Computer Science,Mülheim an der Ruhr,Germany","lheim an der Ruhr, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Applied Science Ruhr-West,Institute for Computer Science,Mülheim an der Ruhr,Germany","institution_ids":["https://openalex.org/I4210123225"]},{"raw_affiliation_string":"lheim an der Ruhr, Germany","institution_ids":["https://openalex.org/I4210123225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7909,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.69352518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"309","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7768685817718506},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7061395645141602},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.6712226867675781},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6288878321647644},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5792906880378723},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5749122500419617},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5162489414215088},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.43160876631736755},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.41133323311805725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3203807473182678},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24827849864959717},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2012648582458496},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16550061106681824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15314406156539917}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7768685817718506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7061395645141602},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.6712226867675781},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6288878321647644},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5792906880378723},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5749122500419617},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5162489414215088},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.43160876631736755},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.41133323311805725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3203807473182678},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24827849864959717},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2012648582458496},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16550061106681824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15314406156539917},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/prime55000.2022.9816757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime55000.2022.9816757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:bibliographie.ub.uni-due.de:ubo_mods_00187353","is_oa":false,"landing_page_url":"https://doi.org/10.1109/PRIME55000.2022.9816757","pdf_url":null,"source":{"id":"https://openalex.org/S7407055102","display_name":"Universit\u00e4tsbibliographie, Universit\u00e4t Duisburg-Essen","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"chapter"},{"id":"pmh:oai:publica.fraunhofer.de:publica/418917","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/418917","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1997863270","https://openalex.org/W2066734670","https://openalex.org/W2103032521","https://openalex.org/W2124086007","https://openalex.org/W2154553161","https://openalex.org/W2327792914","https://openalex.org/W2618880080","https://openalex.org/W2735388176","https://openalex.org/W2858068297","https://openalex.org/W2942995203","https://openalex.org/W2951488325","https://openalex.org/W2954664426","https://openalex.org/W2964564532","https://openalex.org/W2978677644","https://openalex.org/W2982513140","https://openalex.org/W2995158461","https://openalex.org/W3105425254"],"related_works":["https://openalex.org/W2742212520","https://openalex.org/W2019044074","https://openalex.org/W2744701634","https://openalex.org/W4247909714","https://openalex.org/W1988799405","https://openalex.org/W4391311879","https://openalex.org/W2079771749","https://openalex.org/W2146322466","https://openalex.org/W3144946090","https://openalex.org/W1974376478"],"abstract_inverted_index":{"In":[0],"the":[1,4,51,57,70,74],"context":[2],"of":[3,6,50,77,93,109,118,127],"development":[5],"an":[7,26,37,78,116],"implantable":[8],"embedded":[9],"system":[10],"interfacing":[11],"brain":[12],"activity":[13,96],"and":[14,97],"enabling":[15],"paralyzed":[16],"patients":[17],"to":[18,42,65,102],"interact":[19],"with":[20,36,125],"devices":[21],"that":[22],"are":[23],"usable":[24],"on":[25],"everyday":[27],"basis,":[28],"we":[29],"designed":[30],"a":[31,43,103],"real-time-suitable,":[32],"low-power":[33],"hardware":[34],"architecture":[35],"artifact-suppressing":[38],"analog":[39,54],"front-end,":[40],"connected":[41],"neural":[44,110],"signal":[45],"processing":[46,108],"pipeline.":[47],"As":[48],"part":[49],"ultra":[52],"low-noise":[53],"front-end":[55],"(four-channel),":[56],"common":[58],"average":[59],"referencing":[60],"(CAR)":[61],"algorithm":[62],"is":[63,88],"implemented":[64],"reduce":[66],"spurious":[67],"signals":[68],"from":[69],"environment":[71],"by":[72,121],"recording":[73],"adjacent":[75],"electrodes":[76],"invasive":[79],"microelectrode":[80],"array":[81],"(MEA).":[82],"A":[83],"Field-Programmable":[84],"Gate":[85],"Array":[86],"(FPGA)":[87],"used":[89],"for":[90,106],"data":[91,98],"acquisition":[92],"extracellular":[94],"spike":[95,123],"transmission":[99],"via":[100],"Ethernet":[101],"host":[104],"computer":[105],"external":[107],"signals.":[111],"The":[112],"presented":[113],"prototype":[114],"achieves":[115],"SNR":[117],"38":[119],"dB":[120],"applying":[122],"inputs":[124],"amplitudes":[126],"100":[128],"$\\mu$V":[129],"using":[130],"commercially":[131],"available":[132],"components.":[133]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}