{"id":"https://openalex.org/W4285018756","doi":"https://doi.org/10.1109/prime55000.2022.9816755","title":"A Novel Common-Gate Comparator with Auto-Zeroing Offset Cancellation","display_name":"A Novel Common-Gate Comparator with Auto-Zeroing Offset Cancellation","publication_year":2022,"publication_date":"2022-06-12","ids":{"openalex":"https://openalex.org/W4285018756","doi":"https://doi.org/10.1109/prime55000.2022.9816755"},"language":"en","primary_location":{"id":"doi:10.1109/prime55000.2022.9816755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime55000.2022.9816755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073387478","display_name":"Alessandro Dago","orcid":"https://orcid.org/0000-0001-6763-2799"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Dago","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","Politecnico di Milano, DEIB, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, DEIB, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082430235","display_name":"Mauro Leoncini","orcid":"https://orcid.org/0000-0002-1999-3132"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Leoncini","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","Politecnico di Milano, DEIB, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, DEIB, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055776451","display_name":"Alberto Cattani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Cattani","raw_affiliation_strings":["STMicroelectronics,AMG R&D,Milan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics,AMG R&D,Milan","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","Politecnico di Milano, DEIB, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, DEIB, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052872730","display_name":"Massimo Ghioni","orcid":"https://orcid.org/0000-0002-8626-3658"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Ghioni","raw_affiliation_strings":["Politecnico di Milano,DEIB,Milan,Italy","Politecnico di Milano, DEIB, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,DEIB,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, DEIB, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2452,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.46518513,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8305017948150635},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.7613916397094727},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6281236410140991},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6084213852882385},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.554472804069519},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.52911776304245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4887099266052246},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4738362729549408},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.4563693106174469},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.42075833678245544},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4168770909309387},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38950684666633606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3362589180469513},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3031625747680664},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.11432650685310364}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8305017948150635},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.7613916397094727},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6281236410140991},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6084213852882385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.554472804069519},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.52911776304245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4887099266052246},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4738362729549408},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.4563693106174469},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.42075833678245544},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4168770909309387},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38950684666633606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3362589180469513},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3031625747680664},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.11432650685310364},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime55000.2022.9816755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime55000.2022.9816755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1219291","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1219291","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2136440001","https://openalex.org/W2107423283","https://openalex.org/W1965493748","https://openalex.org/W2122001378","https://openalex.org/W1951127657","https://openalex.org/W1901843583","https://openalex.org/W2797920886","https://openalex.org/W2791607411","https://openalex.org/W3214591077","https://openalex.org/W2135250276"],"abstract_inverted_index":{"This":[0,8],"paper":[1],"presents":[2],"a":[3,49,78,102,107,112],"novel":[4],"auto-zeroing":[5],"common-gate":[6],"comparator.":[7],"topology":[9],"cancels":[10],"the":[11,18,21,34,37,45,57,60,69,86],"input-referred":[12],"offset":[13,46,87],"voltage":[14,47,50],"by":[15],"AC":[16],"coupling":[17],"gates":[19],"of":[20,115],"two":[22,31,53,70],"input":[23,71],"mosfets.":[24],"The":[25,98],"circuit":[26,38,61],"operation":[27],"is":[28,39,62,90],"divided":[29],"in":[30,33,40,56,64,81],"phases:":[32],"first":[35],"one,":[36],"closed":[41],"loop":[42,66],"and":[43],"samples":[44],"as":[48],"difference":[51],"between":[52],"capacitors,":[54],"while,":[55],"second":[58],"phase,":[59],"configured":[63],"open":[65],"to":[67,96],"compare":[68],"signals.":[72],"Monte":[73],"Carlo":[74],"simulations":[75],"run":[76],"on":[77],"reference":[79],"design":[80],"CMOS":[82],"process":[83],"shows":[84,101],"that":[85],"standard":[88],"deviation":[89],"reduced":[91],"from":[92,106],"4.":[93],"42mV":[94],"down":[95],"25.85$\\mu$V.":[97],"designed":[99],"comparator":[100],"290$\\mu$W":[103],"power":[104],"consumption":[105],"5V":[108],"supply,":[109],"while":[110],"occupying":[111],"total":[113],"area":[114],"0.0156m$\\text{m}^{2}$.":[116]},"counts_by_year":[{"year":2023,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}