{"id":"https://openalex.org/W2966054338","doi":"https://doi.org/10.1109/prime.2019.8787839","title":"A 48 mW 18 Gb/s Delay-Line Based 1:4 Demultiplexer in 45-nm RFSOI CMOS","display_name":"A 48 mW 18 Gb/s Delay-Line Based 1:4 Demultiplexer in 45-nm RFSOI CMOS","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2966054338","doi":"https://doi.org/10.1109/prime.2019.8787839","mag":"2966054338"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2019.8787839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2019.8787839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101442025","display_name":"Sami Ur Rehman","orcid":"https://orcid.org/0000-0002-7261-0268"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sami Ur Rehman","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017988394","display_name":"Mohammad Mahdi Khafaji","orcid":"https://orcid.org/0000-0003-0044-3074"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammad Mahdi Khafaji","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015909764","display_name":"Corrado Carta","orcid":"https://orcid.org/0000-0001-9147-0160"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Corrado Carta","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049816054","display_name":"Frank Ellinger","orcid":"https://orcid.org/0000-0001-6714-0479"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Ellinger","raw_affiliation_strings":["Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany"],"affiliations":[{"raw_affiliation_string":"Chair of Circuit Design and Network Theory, Technische Universit\u00e4t Dresden, Dresden 01069, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101442025"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06818408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"216"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/demultiplexer","display_name":"Demultiplexer","score":0.9120256900787354},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.8469483256340027},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7308183312416077},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5861828327178955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5737117528915405},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.45083606243133545},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.42927467823028564},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.41636067628860474},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3715558648109436},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3010724186897278},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2891479730606079},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25446683168411255},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2270156741142273},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.08206513524055481}],"concepts":[{"id":"https://openalex.org/C74819829","wikidata":"https://www.wikidata.org/wiki/Q5256428","display_name":"Demultiplexer","level":4,"score":0.9120256900787354},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.8469483256340027},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7308183312416077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5861828327178955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5737117528915405},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.45083606243133545},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.42927467823028564},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.41636067628860474},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3715558648109436},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3010724186897278},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2891479730606079},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25446683168411255},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2270156741142273},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.08206513524055481},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prime.2019.8787839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2019.8787839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1494885616","https://openalex.org/W2042904663","https://openalex.org/W2115444301","https://openalex.org/W2133019626","https://openalex.org/W2330560465","https://openalex.org/W2883232255","https://openalex.org/W2943599228"],"related_works":["https://openalex.org/W2134307395","https://openalex.org/W2073166047","https://openalex.org/W2052298669","https://openalex.org/W336029789","https://openalex.org/W1974791524","https://openalex.org/W2098328316","https://openalex.org/W2385092531","https://openalex.org/W2047376866","https://openalex.org/W2039899645","https://openalex.org/W4233510838"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,19,25,29,32,36,39,43,46,50,62,69,73,81,88,112,122,125,129],"design":[4,86],"and":[5,35,94],"characterization":[6],"of":[7,21,31,38,45,117,124],"a":[8,58,103],"new":[9],"delay-line":[10,26,40,51,75,89],"based":[11],"demultiplexer":[12],"(Demux).":[13],"The":[14],"Demux":[15,76,90,99,113],"works":[16],"by":[17],"setting":[18],"delay":[20,37],"each":[22,54],"delay-element":[23],"in":[24,61,80,108],"equal":[27,41],"to":[28,42,68,85,102,121],"period":[30,44],"input":[33,63],"symbol":[34,60,64],"sampling":[47],"clock.":[48],"Once":[49],"is":[52,128],"sampled,":[53],"sampled":[55],"output":[56],"represents":[57],"unique":[59],"sequence.":[65],"As":[66],"opposed":[67],"traditional":[70],"tree-architecture":[71],"Demux,":[72],"proposed":[74],"dissipates":[77],"power":[78,93],"only":[79],"delay-line.":[82],"In":[83],"addition":[84],"simplicity,":[87],"also":[91],"offers":[92],"area":[95],"advantages":[96],"over":[97],"tree":[98],"when":[100],"scaled":[101],"higher":[104],"channel":[105],"count.":[106],"Designed":[107],"45-nm":[109],"RFSOI":[110],"CMOS,":[111],"achieves":[114],"2.6":[115],"pJ/symbol":[116],"energy":[118],"figure,":[119],"which,":[120],"best":[123,130],"authors":[126],"knowledge,":[127],"reported":[131],"among":[132],"inductor-less":[133],"CMOS":[134],"Demuxes.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}