{"id":"https://openalex.org/W2966599596","doi":"https://doi.org/10.1109/prime.2019.8787821","title":"A 1-1 MASH using two Noise-Shaping Switched-Capacitor Dual-Slope converters","display_name":"A 1-1 MASH using two Noise-Shaping Switched-Capacitor Dual-Slope converters","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2966599596","doi":"https://doi.org/10.1109/prime.2019.8787821","mag":"2966599596"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2019.8787821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2019.8787821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026410926","display_name":"Christopher Rogi","orcid":"https://orcid.org/0000-0001-5412-690X"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Christopher ROGI","raw_affiliation_strings":["Infineon Technologies, RF & Sensors, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, RF & Sensors, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035870857","display_name":"Ruben Garvi","orcid":"https://orcid.org/0000-0001-5067-3391"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ruben GARVI","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042719645","display_name":"Enrique Prefasi","orcid":"https://orcid.org/0000-0003-0338-9624"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Enrique PREFASI","raw_affiliation_strings":["Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Electronic Technology Department, Universidad Carlos III de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026410926"],"corresponding_institution_ids":["https://openalex.org/I4210131793"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07953927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.825654149055481},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.7044687867164612},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.6206256151199341},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.594171404838562},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5788809061050415},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.525043249130249},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.4946233928203583},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.48647448420524597},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.4786318838596344},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4622272253036499},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33469730615615845},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2753602862358093},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24364826083183289},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1921587586402893},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16227099299430847},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.155805766582489}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.825654149055481},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.7044687867164612},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.6206256151199341},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.594171404838562},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5788809061050415},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.525043249130249},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.4946233928203583},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48647448420524597},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.4786318838596344},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4622272253036499},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33469730615615845},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2753602862358093},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24364826083183289},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1921587586402893},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16227099299430847},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.155805766582489},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prime.2019.8787821","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2019.8787821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W2065925342","https://openalex.org/W2607531354","https://openalex.org/W2776359478","https://openalex.org/W2898657079","https://openalex.org/W2898830113","https://openalex.org/W2913428688","https://openalex.org/W4299973078"],"related_works":["https://openalex.org/W2097407725","https://openalex.org/W3141524222","https://openalex.org/W2102712905","https://openalex.org/W2548491887","https://openalex.org/W2955641057","https://openalex.org/W2031274516","https://openalex.org/W2044524120","https://openalex.org/W1517311599","https://openalex.org/W2493585380","https://openalex.org/W2421111280"],"abstract_inverted_index":{"In":[0],"Multi-stAge":[1],"noise-SHaping":[2],"(MASH)":[3],"topologies":[4],"a":[5,32,45],"higher":[6],"order":[7],"of":[8,18,78,139],"noise-shaping":[9],"is":[10,22,82,99,146],"achieved":[11],"via":[12],"converter":[13],"cascading.":[14],"The":[15],"quantization":[16,39,80,143],"error":[17,40,81,144],"the":[19,38,79,85,94,120,136],"first":[20],"stage":[21,27],"extracted,":[23],"processed":[24],"by":[25,44,93,104],"another":[26],"and":[28,54,123,132],"ideally":[29],"cancelled":[30],"from":[31],"reconstructed":[33],"output":[34],"signal.":[35],"However,":[36],"often":[37],"must":[41],"be":[42,66,90],"derived":[43],"separate":[46],"Digital-to-Analog":[47],"Converter":[48],"(DAC).":[49],"This":[50,97,142],"requires":[51],"additional":[52],"hardware":[53],"design":[55,129],"effort.":[56],"Noise-shaping":[57],"dual-slope":[58,114],"converters":[59],"show":[60],"an":[61,75,106],"interesting":[62],"property":[63,98],"which":[64,88],"can":[65,89],"exploited":[67],"in":[68,84,101],"MASH":[69,110,124,140],"converters.":[70,115],"At":[71],"certain":[72],"time":[73],"points":[74],"equivalent":[76],"representation":[77],"available":[83],"voltage":[86],"domain":[87],"simply":[91],"sampled":[92],"cascaded":[95],"stage.":[96],"utilized":[100],"this":[102],"paper":[103],"building":[105],"audio":[107],"bandwidth":[108],"1-1":[109],"using":[111,148],"two":[112],"switched-capacitor":[113],"Circuit":[116],"level":[117,150],"details":[118],"including":[119],"timing":[121],"diagram":[122],"parameter":[125],"estimation":[126],"give":[127],"adequate":[128],"insight.":[130],"Digital":[131],"analog":[133],"matching":[134],"are":[135],"main":[137],"disadvantage":[138],"topologies.":[141],"leakage":[145],"discussed":[147],"system":[149],"mismatch":[151],"analysis.":[152]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}