{"id":"https://openalex.org/W2964752760","doi":"https://doi.org/10.1109/prime.2019.8787782","title":"Efficient FPGA Implementation of PCA Algorithm for Large Data using High Level Synthesis","display_name":"Efficient FPGA Implementation of PCA Algorithm for Large Data using High Level Synthesis","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2964752760","doi":"https://doi.org/10.1109/prime.2019.8787782","mag":"2964752760"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2019.8787782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2019.8787782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081719113","display_name":"Mohammad Amir Mansoori","orcid":"https://orcid.org/0000-0002-8030-2644"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Mohammad Amir Mansoori","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036528695","display_name":"Mario R. Casu","orcid":"https://orcid.org/0000-0002-1026-0178"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mario R. Casu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081719113"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.3242,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78718138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"65","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11739","display_name":"Microwave Imaging and Scattering Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11038","display_name":"Advanced SAR Imaging Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8104764223098755},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.788080632686615},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7367640137672424},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6863238215446472},{"id":"https://openalex.org/keywords/principal-component-analysis","display_name":"Principal component analysis","score":0.6065230369567871},{"id":"https://openalex.org/keywords/dimensionality-reduction","display_name":"Dimensionality reduction","score":0.5782028436660767},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4786997139453888},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41272270679473877},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3861660361289978},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37342071533203125},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32810693979263306},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32161688804626465},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18906083703041077},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1522168517112732}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8104764223098755},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.788080632686615},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7367640137672424},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6863238215446472},{"id":"https://openalex.org/C27438332","wikidata":"https://www.wikidata.org/wiki/Q2873","display_name":"Principal component analysis","level":2,"score":0.6065230369567871},{"id":"https://openalex.org/C70518039","wikidata":"https://www.wikidata.org/wiki/Q16000077","display_name":"Dimensionality reduction","level":2,"score":0.5782028436660767},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4786997139453888},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41272270679473877},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3861660361289978},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37342071533203125},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32810693979263306},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32161688804626465},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18906083703041077},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1522168517112732}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prime.2019.8787782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2019.8787782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 15th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1995158502","https://openalex.org/W2007745748","https://openalex.org/W2023208992","https://openalex.org/W2042446034","https://openalex.org/W2076831130","https://openalex.org/W2102284731","https://openalex.org/W2129248531","https://openalex.org/W2548753132"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W2921149022","https://openalex.org/W4313484792","https://openalex.org/W4281784598","https://openalex.org/W4282568311"],"abstract_inverted_index":{"Principal":[0],"Component":[1],"Analysis":[2],"(PCA)":[3],"is":[4,25,37,149],"a":[5,108],"widely":[6],"used":[7],"method":[8,148],"for":[9,43,72],"dimensionality":[10],"reduction":[11],"in":[12,34,112,127,156],"different":[13],"application":[14],"areas,":[15],"including":[16],"microwave":[17],"imaging":[18],"where":[19],"the":[20,32,96,121,132,139,142,146,152],"size":[21],"of":[22,31,62,84,141,158],"input":[23],"data":[24],"large.":[26],"Despite":[27],"its":[28,38],"popularity,":[29],"one":[30],"difficulties":[33],"using":[35,86,124],"PCA":[36,58,85,109],"high":[39],"computational":[40],"complexity,":[41],"especially":[42],"large":[44],"dimensional":[45],"data.":[46],"In":[47,76],"recent":[48],"years":[49],"several":[50],"FPGA":[51,82],"implementations":[52],"have":[53],"been":[54],"proposed":[55,147],"to":[56,94,120,129,151],"accelerate":[57],"computation.":[59],"However,":[60],"most":[61],"them":[63],"use":[64],"manual":[65],"RTL":[66,104,154],"design,":[67],"which":[68,91],"requires":[69],"more":[70,99],"time":[71],"design":[73,97,133,143,155],"and":[74,162],"development.":[75],"this":[77],"paper,":[78],"we":[79,114],"propose":[80],"an":[81],"implementation":[83],"High":[87],"Level":[88],"Synthesis":[89],"(HLS),":[90],"allows":[92],"us":[93],"explore":[95,131],"space":[98],"efficiently":[100],"than":[101],"with":[102,145],"hand-coded":[103],"design.":[105],"Starting":[106],"from":[107],"algorithm":[110],"written":[111],"C++,":[113],"apply":[115],"various":[116],"hardware":[117],"optimization":[118],"techniques":[119],"same":[122],"code":[123],"Vivado":[125],"HLS":[126],"order":[128],"quickly":[130],"space.":[134],"Our":[135],"experiments":[136],"show":[137],"that":[138],"performance":[140],"obtained":[144],"superior":[150],"state-of-the-art":[153],"terms":[157],"resource":[159],"utilization,":[160],"latency":[161],"frequency.":[163]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}