{"id":"https://openalex.org/W2887642784","doi":"https://doi.org/10.1109/prime.2018.8430351","title":"A novel true logarithmic amplifier in 0.25 \u03bcm GaN-on-SiC technology for radar applications","display_name":"A novel true logarithmic amplifier in 0.25 \u03bcm GaN-on-SiC technology for radar applications","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2887642784","doi":"https://doi.org/10.1109/prime.2018.8430351","mag":"2887642784"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2018.8430351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2018.8430351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103019525","display_name":"Alessandro Salvucci","orcid":"https://orcid.org/0000-0002-5919-3594"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Salvucci","raw_affiliation_strings":["Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084296527","display_name":"Marco Vittori","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Vittori","raw_affiliation_strings":["Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006772560","display_name":"Sergio Colangeli","orcid":"https://orcid.org/0000-0001-6609-2452"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Colangeli","raw_affiliation_strings":["Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001313305","display_name":"Giorgio Polli","orcid":"https://orcid.org/0000-0003-0976-4202"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Polli","raw_affiliation_strings":["Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057631769","display_name":"Ernesto Limiti","orcid":"https://orcid.org/0000-0003-4668-7461"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Limiti","raw_affiliation_strings":["Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Engineering Dept., University of Roma Tor Vergata Via del Politecnico 1, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07975757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10099","display_name":"GaN-based semiconductor devices and materials","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-electron-mobility-transistor","display_name":"High-electron-mobility transistor","score":0.6135269403457642},{"id":"https://openalex.org/keywords/broadband","display_name":"Broadband","score":0.6078875660896301},{"id":"https://openalex.org/keywords/monolithic-microwave-integrated-circuit","display_name":"Monolithic microwave integrated circuit","score":0.5763857364654541},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.543552577495575},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5420414805412292},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.48953256011009216},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4722929298877716},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.447571337223053},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.4136769771575928},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.41263604164123535},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3883296251296997},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38200411200523376},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3478490114212036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3469560742378235},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.21580132842063904},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20653840899467468},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12977683544158936}],"concepts":[{"id":"https://openalex.org/C162057924","wikidata":"https://www.wikidata.org/wiki/Q1617706","display_name":"High-electron-mobility transistor","level":4,"score":0.6135269403457642},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.6078875660896301},{"id":"https://openalex.org/C128450285","wikidata":"https://www.wikidata.org/wiki/Q1945036","display_name":"Monolithic microwave integrated circuit","level":4,"score":0.5763857364654541},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.543552577495575},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5420414805412292},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.48953256011009216},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4722929298877716},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.447571337223053},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.4136769771575928},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.41263604164123535},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3883296251296997},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38200411200523376},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3478490114212036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3469560742378235},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.21580132842063904},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20653840899467468},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12977683544158936},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime.2018.8430351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2018.8430351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/212429","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/212429","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1969781132","https://openalex.org/W1994412647","https://openalex.org/W2000501657","https://openalex.org/W2005093150","https://openalex.org/W2009345674","https://openalex.org/W2022007132","https://openalex.org/W2035854813","https://openalex.org/W2120036989","https://openalex.org/W2141841135"],"related_works":["https://openalex.org/W2153719181","https://openalex.org/W1971748923","https://openalex.org/W2060986072","https://openalex.org/W2062992686","https://openalex.org/W1542549500","https://openalex.org/W2167356313","https://openalex.org/W2990861346","https://openalex.org/W2226943413","https://openalex.org/W1897760433","https://openalex.org/W1557806132"],"abstract_inverted_index":{"A":[0],"new":[1],"circuit":[2],"topology":[3,45],"for":[4,69],"a":[5,85,88,92,106,116],"true":[6],"logarithmic":[7,118],"amplifier":[8],"(TLA)":[9],"basic":[10,15,49,77],"cell":[11,16,50,78],"is":[12,17,37,51,79],"presented.":[13],"The":[14,54,75,102],"synthesized":[18],"in":[19,109],"quasi-distributed":[20],"form":[21],"as":[22,84],"the":[23,30,34,44,47,58,62,70,110],"cascade":[24],"of":[25,33,46,61,72,120,126],"two":[26],"single-FET":[27],"stages.":[28],"Whereas":[29],"operating":[31],"principle":[32],"overall":[35],"TLA":[36],"well-known":[38],"(i.e.,":[39],"cascading":[40],"several":[41],"hard-limiting":[42],"cells),":[43],"proposed":[48,63,76],"not":[52],"common.":[53],"broadband":[55,107],"characteristics":[56],"and":[57],"extreme":[59],"compactness":[60],"architecture":[64],"make":[65],"it":[66],"particularly":[67],"suitable":[68],"realization":[71],"multi-stage":[73],"TLAs.":[74],"then":[80],"adopted":[81],"to":[82],"design,":[83],"test":[86],"vehicle,":[87],"six-stages":[89],"TLA,":[90],"using":[91],"0.25":[93],"\u03bcm":[94],"GaN-on-SiC":[95],"HEMT":[96],"technology":[97],"provided":[98],"by":[99],"UMS":[100],"foundry.":[101],"final":[103],"MMIC":[104],"exhibits":[105],"behavior,":[108],"range":[111,129],"1.2":[112],"GHz-2.2":[113],"GHz,":[114],"with":[115],"global":[117],"error":[119],"\u00b11":[121],"dB":[122,125],"over":[123],"60":[124],"input":[127],"dynamic":[128],"(IDR).":[130]},"counts_by_year":[],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}