{"id":"https://openalex.org/W2886484075","doi":"https://doi.org/10.1109/prime.2018.8430320","title":"A Novel Very Low Voltage Topology to implement MCML XOR Gates","display_name":"A Novel Very Low Voltage Topology to implement MCML XOR Gates","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2886484075","doi":"https://doi.org/10.1109/prime.2018.8430320","mag":"2886484075"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2018.8430320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2018.8430320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2078.1/211036","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEEI Department, University of Catania, Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEEI Department, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","DIET Department, University of Rome \"La Sapienza\", Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIET Department, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"DIET Department, University of Rome \"La Sapienza\", Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9502,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75715275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"157","last_page":"160"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6226316690444946},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6076424717903137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5712205767631531},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4574841558933258},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4377812445163727},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.42625558376312256},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33738452196121216},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2961387634277344},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2454935610294342},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18876433372497559},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09797659516334534}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6226316690444946},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6076424717903137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5712205767631531},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4574841558933258},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4377812445163727},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.42625558376312256},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33738452196121216},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2961387634277344},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2454935610294342},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18876433372497559},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09797659516334534}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/prime.2018.8430320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2018.8430320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},{"id":"pmh:oai:dial.uclouvain.be:boreal:211036","is_oa":true,"landing_page_url":"http://hdl.handle.net/2078.1/211036","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of PRIME 2018, , p. 157-160 (2018)","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dial.uclouvain.be:boreal:211036","is_oa":true,"landing_page_url":"http://hdl.handle.net/2078.1/211036","pdf_url":null,"source":{"id":"https://openalex.org/S4306401902","display_name":"Digital Access to Libraries (Universit\u00e9 catholique de Louvain (UCL), l'Universit\u00e9 de Namur (UNamur) and the Universit\u00e9 Saint-Louis (USL-B))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I95674353","host_organization_name":"UCLouvain","host_organization_lineage":["https://openalex.org/I95674353"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of PRIME 2018, , p. 157-160 (2018)","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1963523193","https://openalex.org/W2049947650","https://openalex.org/W2075251767","https://openalex.org/W2076413252","https://openalex.org/W2097154741","https://openalex.org/W2135246680","https://openalex.org/W2135311156","https://openalex.org/W2171916916","https://openalex.org/W2280601454","https://openalex.org/W2289502992","https://openalex.org/W2520827501","https://openalex.org/W2758426500"],"related_works":["https://openalex.org/W2308335786","https://openalex.org/W2086855029","https://openalex.org/W2787635923","https://openalex.org/W2580446878","https://openalex.org/W2060067973","https://openalex.org/W1988248274","https://openalex.org/W3208050235","https://openalex.org/W4205653939","https://openalex.org/W4287590888","https://openalex.org/W4205993785"],"abstract_inverted_index":{"A":[0],"new":[1],"very":[2],"low-voltage":[3],"topology":[4,52,79,144],"to":[5,26,39,54,95,147],"implement":[6,27],"MOS":[7],"current":[8,42,48,68],"mode":[9,69],"logic":[10],"(MCML)":[11],"XOR":[12,31,62,75,90,109,127],"gates":[13,63],"is":[14,37,145],"proposed":[15,51,78,143],"in":[16,43,72,112,136],"this":[17,113],"paper.":[18],"Instead":[19],"of":[20,24,60,158],"stacking":[21],"several":[22],"level":[23],"transistors":[25],"a":[28,33,66,96,116,137,150],"two":[29],"inputs":[30],"gate,":[32],"p-type":[34],"differential":[35,45],"pair":[36],"used":[38],"steer":[40],"the":[41,56,73,84,108,121,142,159],"n-type":[44],"pairs":[46],"through":[47],"mirrors.":[49],"The":[50,77],"allows":[53],"reduce":[55],"minimum":[57],"supply":[58],"voltage":[59,125],"MCML":[61,89,126],"while":[64],"guaranteeing":[65],"fully":[67],"behavior":[70],"as":[71,152,154],"conventional":[74,85],"gate.":[76,128],"has":[80],"been":[81],"compared":[82],"against":[83],"and":[86,133],"triple":[87],"tail":[88],"gates.":[91],"Simulation":[92],"results":[93,135],"referring":[94],"40nm":[97,138],"CMOS":[98],"technology":[99],"for":[100],"V":[101],"<sub":[102],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[104],"=1V":[105],"confirm":[106],"that":[107,141],"gate":[110],"presented":[111],"work":[114,148],"exhibits":[115],"lower":[117],"propagation":[118],"delay":[119],"than":[120],"previously":[122],"published":[123],"low":[124,153],"Furthermore":[129],"both":[130],"theoretical":[131],"analysis":[132],"simulation":[134],"process":[139],"show":[140],"able":[146],"with":[149],"VDD":[151],"0.65V":[155],"whereas":[156],"state":[157],"art":[160],"topologies":[161],"are":[162],"not":[163],"usable":[164],"below":[165],"0.8V.":[166]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}