{"id":"https://openalex.org/W2887158364","doi":"https://doi.org/10.1109/prime.2018.8430312","title":"UTBB FD-SOI Circuit Design using Multifinger Transistors: A Circuit-Device Interaction Perspective","display_name":"UTBB FD-SOI Circuit Design using Multifinger Transistors: A Circuit-Device Interaction Perspective","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2887158364","doi":"https://doi.org/10.1109/prime.2018.8430312","mag":"2887158364"},"language":"en","primary_location":{"id":"doi:10.1109/prime.2018.8430312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2018.8430312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100732194","display_name":"Arvind Sharma","orcid":"https://orcid.org/0000-0002-9250-9642"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arvind Sharma","raw_affiliation_strings":["Indian Institute of Technology Roorkee, Roorkee, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043959897","display_name":"Naushad Alam","orcid":"https://orcid.org/0000-0002-1636-7080"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Naushad Alam","raw_affiliation_strings":["Aligarh Muslim University, Aligarh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anand Bulusu","raw_affiliation_strings":["Indian Institute of Technology Roorkee, Roorkee, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07614524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8228105306625366},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7105668783187866},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6327017545700073},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5761223435401917},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5435793399810791},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5098595023155212},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4634532630443573},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4598342776298523},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.44040581583976746},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42276084423065186},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4214797616004944},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4146023094654083},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38293007016181946},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.37268733978271484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33793777227401733},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3319973349571228},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3207170069217682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16088521480560303},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.1457211673259735},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13066616654396057}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8228105306625366},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7105668783187866},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6327017545700073},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5761223435401917},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5435793399810791},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5098595023155212},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4634532630443573},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4598342776298523},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.44040581583976746},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42276084423065186},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4214797616004944},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4146023094654083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38293007016181946},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.37268733978271484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33793777227401733},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3319973349571228},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3207170069217682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16088521480560303},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.1457211673259735},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13066616654396057}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prime.2018.8430312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prime.2018.8430312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1560300163","https://openalex.org/W1899709432","https://openalex.org/W1963638400","https://openalex.org/W1982296170","https://openalex.org/W2017926762","https://openalex.org/W2020033710","https://openalex.org/W2040773322","https://openalex.org/W2044857102","https://openalex.org/W2055593676","https://openalex.org/W2064573497","https://openalex.org/W2065873116","https://openalex.org/W2088115909","https://openalex.org/W2094960953","https://openalex.org/W2112810624","https://openalex.org/W2128369443","https://openalex.org/W2185598583","https://openalex.org/W2307660729","https://openalex.org/W2401293503","https://openalex.org/W2532234721","https://openalex.org/W4249780641","https://openalex.org/W6639668561"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W1742453416"],"abstract_inverted_index":{"This":[0,116,156],"paper":[1],"examines":[2],"and":[3,11,30,47,113,202,244],"models":[4],"the":[5,18,27,67,92,120,123,127,136,154,159,174,190],"performance":[6,68,149],"of":[7,20,54,56,75,81,177],"mlutifinger":[8],"Ultra-Thin":[9],"Box":[10],"Body":[12],"Fully-Depleted":[13],"(UTBB":[14],"FD-SOI)":[15],"MOSFETs":[16],"in":[17,39,94,122,135,161,226,237,240,247,253],"presence":[19],"process":[21],"induced":[22],"mechanical":[23],"stress.":[24],"We":[25,88,170],"model":[26,65,201],"channel":[28,45,49,124],"stress":[29,125,168,200],"effective":[31],"drive":[32],"current":[33],"(I":[34],"<sub":[35,62,71,103,204],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36,63,72,104,205],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">eff</sub>":[37,64,73,105,206],")":[38,74],"a":[40,52,78,145,213,251],"multifinger":[41,224],"FDSOI":[42,227],"MOSFET":[43],"(Si":[44],"NMOS":[46],"SiGe":[48],"PMOS)":[50],"as":[51,91,133],"function":[53],"number":[55],"fingers":[57],"(NFs).":[58],"The":[59],"proposed":[60],"I":[61,70,102,203],"predicts":[66],"(i.e.":[69],"Inverter/NAND-2/NAND-3":[76],"with":[77,126,153],"maximum":[79],"error":[80],"7%":[82,245],"compared":[83,255],"to":[84,100,119,132,141,188,256],"Sentaurus":[85],"TCAD":[86],"simulations.":[87],"show":[89,172],"that":[90,173],"NFs":[93],"an":[95,178,208],"NMOSFET":[96],"increases":[97,109],"from":[98],"1":[99],"12,":[101],"per":[106],"micrometer":[107],"width":[108],"by":[110,181],"\u2248":[111],"36%":[112],"subsequently":[114],"saturates.":[115],"is":[117,130,157],"due":[118,140],"increase":[121],"NFs,":[128],"which":[129,222],"similar":[131],"observed":[134],"bulk-CMOS":[137],"technology.":[138],"However,":[139],"high":[142,166],"biaxial":[143,167],"stress,":[144],"PMOSFET's":[146],"(SiGe":[147],"channel)":[148],"changes":[150],"only":[151],"marginally":[152],"NFs.":[155],"because":[158],"improvement":[160,239],"hole":[162],"mobility":[163],"saturates":[164],"at":[165],"values.":[169],"also":[171],"FO4":[175],"delay":[176],"inverter":[179,191],"reduces":[180],"16.67%":[182],"when":[183],"twelve-finger":[184],"devices":[185],"are":[186],"used":[187],"design":[189],"rather":[192],"than":[193],"single":[194],"finger":[195],"devices.":[196],"Finally,":[197],"using":[198,233],"our":[199,234],"for":[207,219],"inverter/NAND/NOR":[209],"cells,":[210],"we":[211],"propose":[212],"modified":[214],"logical":[215],"effort":[216],"methodology":[217],"(LEM)":[218],"combinational":[220],"data-paths":[221],"incorporates":[223],"effects":[225],"MOSFETs.":[228],"A":[229],"5-stage":[230],"data-path":[231],"designed":[232],"LEM":[235],"results":[236],"14.3%":[238],"total":[241],"active":[242],"area":[243],"reduction":[246],"leakage":[248],"power":[249],"without":[250],"loss":[252],"speed":[254],"conventional":[257],"technique.":[258]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}