{"id":"https://openalex.org/W2109883632","doi":"https://doi.org/10.1109/prdc.2004.1276582","title":"Efficient built-in self-test techniques for memory-based FFT processors","display_name":"Efficient built-in self-test techniques for memory-based FFT processors","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2109883632","doi":"https://doi.org/10.1109/prdc.2004.1276582","mag":"2109883632"},"language":"en","primary_location":{"id":"doi:10.1109/prdc.2004.1276582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prdc.2004.1276582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101941698","display_name":"Shyue-Kung Lu","orcid":"https://orcid.org/0000-0001-9232-2012"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shyue-Kung Lu","raw_affiliation_strings":["Department of Electronic Engineering, FuJen Catholic University, Taipei, Taiwan","Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, FuJen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018676580","display_name":"Chien-Hung Yeh","orcid":"https://orcid.org/0000-0001-6482-8534"},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Hung Yeh","raw_affiliation_strings":["Department of Electronic Engineering, FuJen Catholic University, Taipei, Taiwan","Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, FuJen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009932408","display_name":"Han-Wen Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I114150738","display_name":"Fu Jen Catholic University","ror":"https://ror.org/04je98850","country_code":"TW","type":"education","lineage":["https://openalex.org/I114150738"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Han-Wen Lin","raw_affiliation_strings":["Department of Electronic Engineering, FuJen Catholic University, Taipei, Taiwan","Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, FuJen Catholic University, Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]},{"raw_affiliation_string":"Dept. of Electron. Eng, Fu Jen Catholic Univ., Taipei, Taiwan","institution_ids":["https://openalex.org/I114150738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101941698"],"corresponding_institution_ids":["https://openalex.org/I114150738"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14498238,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"321","last_page":"326"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7204335927963257},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6367319226264954},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5740853548049927},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5298861265182495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48858770728111267},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4867275059223175},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4782749116420746},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4651896059513092},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.43727362155914307},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.43345820903778076},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4193054139614105},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3888009190559387},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3662963807582855},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.25100550055503845},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.1760190725326538},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15092670917510986},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.07092586159706116}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7204335927963257},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6367319226264954},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5740853548049927},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5298861265182495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48858770728111267},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4867275059223175},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4782749116420746},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4651896059513092},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.43727362155914307},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.43345820903778076},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4193054139614105},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3888009190559387},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3662963807582855},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25100550055503845},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.1760190725326538},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15092670917510986},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.07092586159706116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/prdc.2004.1276582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/prdc.2004.1276582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W289624287","https://openalex.org/W1523087909","https://openalex.org/W1771872267","https://openalex.org/W1906914439","https://openalex.org/W1967900225","https://openalex.org/W2012408463","https://openalex.org/W2106246015","https://openalex.org/W2106935654","https://openalex.org/W2113069711","https://openalex.org/W2118922394","https://openalex.org/W2120261859","https://openalex.org/W2121885663","https://openalex.org/W2131607353","https://openalex.org/W2138018317","https://openalex.org/W2139269844","https://openalex.org/W2143812865","https://openalex.org/W2150326063","https://openalex.org/W2150886090","https://openalex.org/W2158612529","https://openalex.org/W2170615965","https://openalex.org/W2312852230","https://openalex.org/W2489037408","https://openalex.org/W2532227279","https://openalex.org/W6637919000","https://openalex.org/W6677971291","https://openalex.org/W6685240035"],"related_works":["https://openalex.org/W4285245242","https://openalex.org/W2146381271","https://openalex.org/W2019238062","https://openalex.org/W3049130895","https://openalex.org/W3008068282","https://openalex.org/W2165948443","https://openalex.org/W2185658074","https://openalex.org/W2377850316","https://openalex.org/W2184185181","https://openalex.org/W2557931434"],"abstract_inverted_index":{"Efficient":[0],"built-in":[1],"self-test":[2],"techniques":[3,131],"for":[4,15,69,134],"memory-based":[5,11],"FFT":[6,27],"processors":[7],"are":[8,132],"proposed.":[9],"The":[10,26,52,73,118,168],"architecture":[12,104,164],"is":[13,29,100,124,146,165],"suitable":[14],"high":[16],"computation":[17],"point":[18],"applications":[19],"such":[20,109],"as":[21],"ADSL":[22],"and":[23,36,148],"OFDM":[24],"systems.":[25],"processor":[28],"first":[30],"divided":[31],"into":[32],"the":[33,37,45,48,70,82,92,95,111,135,158,162,172,177,182],"memory":[34,60,75,89,173],"part":[35,39,137,174],"logic":[38,71,93,136,183],"which":[40,84,138],"can":[41,55,78,114,186],"be":[42,79,115],"tested":[43],"under":[44],"supervision":[46],"of":[47,88,121,141,161,171],"same":[49],"BIST":[50,53,103,163],"controller.":[51],"controller":[54],"not":[56],"only":[57,166,193],"perform":[58],"traditional":[59],"test":[61,66,76,112,195],"algorithms":[62],"but":[63],"also":[64,125],"generates":[65],"patterns":[67],"required":[68],"part.":[72],"adopted":[74],"algorithm":[77,179],"programmed":[80],"by":[81],"users":[83],"covers":[85],"different":[86],"types":[87],"faults.":[90],"For":[91,181],"part,":[94,184],"single":[96],"cell":[97,189],"fault":[98,169,190],"model":[99],"assumed.":[101],"Our":[102],"tests":[105],"both":[106],"parts":[107],"simultaneously":[108],"that":[110,157],"time":[113],"reduced":[116],"greatly.":[117],"hardware":[119,159],"overhead":[120,160],"our":[122],"approach":[123],"very":[126],"low":[127],"since":[128],"novel":[129],"design-for-testability":[130],"applied":[133],"mainly":[139],"consists":[140],"multipliers.":[142],"An":[143],"experimental":[144],"chip":[145],"designed":[147],"implemented":[149],"with":[150,192],"Synopsys":[151],"synthesis":[152],"tools.":[153],"Experimental":[154],"results":[155],"show":[156],"4.06%.":[167],"coverage":[170,191],"depends":[175],"on":[176],"March":[178],"adopted.":[180],"we":[185],"achieve":[187],"100%":[188],"16":[194],"patterns.":[196]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}