{"id":"https://openalex.org/W2945155969","doi":"https://doi.org/10.1109/pccc.2018.8710782","title":"AutoRARE: An Automated Tool For Generating FPGA-Based Multi-Memory Hardware Accelerators For Compute-Intensive Applications","display_name":"AutoRARE: An Automated Tool For Generating FPGA-Based Multi-Memory Hardware Accelerators For Compute-Intensive Applications","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2945155969","doi":"https://doi.org/10.1109/pccc.2018.8710782","mag":"2945155969"},"language":"en","primary_location":{"id":"doi:10.1109/pccc.2018.8710782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2018.8710782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 37th International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034975694","display_name":"Shrikant Jadhav","orcid":"https://orcid.org/0000-0003-1582-3512"},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shrikant S. Jadhav","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina A&T State University, Greensboro, NC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina A&T State University, Greensboro, NC","institution_ids":["https://openalex.org/I35777872"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045525227","display_name":"Clay Gloster","orcid":null},"institutions":[{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]},{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clay Gloster","raw_affiliation_strings":["Dept. of Computer Systems Technology, North Carolina A&T State University, Greensboro, NC"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Systems Technology, North Carolina A&T State University, Greensboro, NC","institution_ids":["https://openalex.org/I35777872","https://openalex.org/I4210143979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015070832","display_name":"Christopher Doss","orcid":"https://orcid.org/0000-0002-9333-7395"},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Doss","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina A&T State University, Greensboro, NC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina A&T State University, Greensboro, NC","institution_ids":["https://openalex.org/I35777872"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100395868","display_name":"Young-Soo Kim","orcid":"https://orcid.org/0000-0002-7991-7983"},"institutions":[{"id":"https://openalex.org/I24648388","display_name":"Bradley University","ror":"https://ror.org/04kmeaw70","country_code":"US","type":"education","lineage":["https://openalex.org/I24648388"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youngsoo Kim","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Bradley University, Peoria, IL"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Bradley University, Peoria, IL","institution_ids":["https://openalex.org/I24648388"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021027225","display_name":"Jannatun Naher","orcid":null},"institutions":[{"id":"https://openalex.org/I35777872","display_name":"North Carolina Agricultural and Technical State University","ror":"https://ror.org/02aze4h65","country_code":"US","type":"education","lineage":["https://openalex.org/I35777872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jannatun Naher","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina A&T State University, Greensboro, NC"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina A&T State University, Greensboro, NC","institution_ids":["https://openalex.org/I35777872"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034975694"],"corresponding_institution_ids":["https://openalex.org/I35777872"],"apc_list":null,"apc_paid":null,"fwci":1.0099,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76619408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"pp","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.829910933971405},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6875504851341248},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6238446831703186},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5998532772064209},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4690782427787781},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46707800030708313},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4419512450695038},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2449149489402771}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.829910933971405},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6875504851341248},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6238446831703186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5998532772064209},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4690782427787781},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46707800030708313},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4419512450695038},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2449149489402771},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pccc.2018.8710782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2018.8710782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 37th International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1968712517","https://openalex.org/W1969767362","https://openalex.org/W1990315422","https://openalex.org/W2087520172","https://openalex.org/W2101673354","https://openalex.org/W2112678088","https://openalex.org/W2536203477","https://openalex.org/W2553754377","https://openalex.org/W2555098413","https://openalex.org/W2577923148","https://openalex.org/W2580415894","https://openalex.org/W2612921665","https://openalex.org/W2732291649","https://openalex.org/W2774345615","https://openalex.org/W4240313904","https://openalex.org/W6728755215"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W1979131826"],"abstract_inverted_index":{"In":[0,155],"this":[1],"paper,":[2],"we":[3,158],"present":[4,78],"AutoRARE,":[5],"a":[6,29,45,195],"Java-based":[7],"automated":[8],"design":[9],"tool":[10,57],"for":[11,33,62,86],"generating":[12],"Field":[13],"Programmable":[14],"Gate":[15],"Array":[16],"(FPGA)-based":[17],"hardware":[18,84,96,123,153,172,183],"accelerators.":[19],"AutoRARE":[20],"automatically":[21],"generates":[22,58],"all":[23],"VHDL":[24,42,60],"models":[25],"needed":[26],"to":[27,103,121,146],"build/synthesize":[28],"processor":[30,69],"specifically":[31],"tailored":[32],"each":[34],"application.":[35],"The":[36,56,94,115,133],"user":[37],"needs":[38],"only":[39],"provide":[40],"the":[41,59,63,72,81,119,138,148,151,160,178,191],"description":[43,61],"of":[44,80,137,150],"special-purpose":[46],"floating":[47,109],"point":[48,110],"Arithmetic":[49],"Logic":[50],"Unit":[51],"(ALU)":[52],"or":[53],"function":[54,140],"core.":[55],"memory":[64,66],"interface,":[65,70],"controller,":[67],"host":[68],"and":[71,101,106,165],"application":[73,145],"specific":[74],"processor.":[75],"We":[76],"also":[77],"details":[79],"FPGA-based":[82,171,179],"multi-memory":[83,95,116,152,180],"accelerator":[85,97,184],"accelerating":[87],"computationally":[88],"intensive":[89],"applications,":[90],"generated":[91],"using":[92],"AutoRARE.":[93],"is":[98,118,141,185],"highly":[99],"pipelined":[100],"able":[102],"simultaneously":[104],"read":[105],"write":[107],"multiple":[108,113],"values":[111],"from":[112],"memories.":[114],"architecture":[117],"key":[120],"providing":[122],"accelerators":[124],"that":[125,177],"execute":[126],"10X-100X":[127],"faster":[128,187],"than":[129,188],"typical":[130,196],"multi-core":[131],"processors.":[132],"Taylor":[134,161,181,192],"Series":[135,162,182,193],"expansion":[136],"sine/cosine":[139],"used":[142],"as":[143],"an":[144,170],"demonstrate":[147],"merits":[149],"accelerator.":[154],"our":[156],"experiments,":[157],"executed":[159],"in":[163],"software":[164,189],"compared":[166],"execution":[167],"times":[168],"with":[169],"implementation.":[173],"Our":[174],"experiments":[175],"show":[176],"481X":[186],"executing":[190],"on":[194],"server.":[197]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}