{"id":"https://openalex.org/W2578919162","doi":"https://doi.org/10.1109/pccc.2016.7820660","title":"LAMS: A latency-aware memory scheduling policy for modern DRAM systems","display_name":"LAMS: A latency-aware memory scheduling policy for modern DRAM systems","publication_year":2016,"publication_date":"2016-12-01","ids":{"openalex":"https://openalex.org/W2578919162","doi":"https://doi.org/10.1109/pccc.2016.7820660","mag":"2578919162"},"language":"en","primary_location":{"id":"doi:10.1109/pccc.2016.7820660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2016.7820660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100428669","display_name":"Wenjie Liu","orcid":"https://orcid.org/0000-0002-1133-5039"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]},{"id":"https://openalex.org/I4210138186","display_name":"Wuhan National Laboratory for Optoelectronics","ror":"https://ror.org/03c9ncn37","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210138186"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Wenjie Liu","raw_affiliation_strings":["Wuhan National Lab for Optoelectronics, Huazhong University of Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Wuhan National Lab for Optoelectronics, Huazhong University of Science and Technology, China","institution_ids":["https://openalex.org/I4210138186","https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065112838","display_name":"Ping Huang","orcid":"https://orcid.org/0000-0002-4931-4663"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]},{"id":"https://openalex.org/I84392919","display_name":"Temple University","ror":"https://ror.org/00kx1jb78","country_code":"US","type":"education","lineage":["https://openalex.org/I84392919"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ping Huang","raw_affiliation_strings":["Department of Computer and Information Sciences, Temple University, USA","Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Sciences, Temple University, USA","institution_ids":["https://openalex.org/I84392919"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101941533","display_name":"Kun Tang","orcid":"https://orcid.org/0000-0001-7769-1039"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]},{"id":"https://openalex.org/I84392919","display_name":"Temple University","ror":"https://ror.org/00kx1jb78","country_code":"US","type":"education","lineage":["https://openalex.org/I84392919"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tang Kun","raw_affiliation_strings":["Department of Computer and Information Sciences, Temple University, USA","Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Sciences, Temple University, USA","institution_ids":["https://openalex.org/I84392919"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101463329","display_name":"Tao L\u00fc","orcid":"https://orcid.org/0000-0003-2362-2446"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tao Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015061573","display_name":"Ke Zhou","orcid":"https://orcid.org/0000-0002-2161-8796"},"institutions":[{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]},{"id":"https://openalex.org/I4210138186","display_name":"Wuhan National Laboratory for Optoelectronics","ror":"https://ror.org/03c9ncn37","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210138186"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ke Zhou","raw_affiliation_strings":["Wuhan National Lab for Optoelectronics, Huazhong University of Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Wuhan National Lab for Optoelectronics, Huazhong University of Science and Technology, China","institution_ids":["https://openalex.org/I4210138186","https://openalex.org/I47720641"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100781360","display_name":"Chunhua Li","orcid":"https://orcid.org/0000-0003-2224-7365"},"institutions":[{"id":"https://openalex.org/I4210138186","display_name":"Wuhan National Laboratory for Optoelectronics","ror":"https://ror.org/03c9ncn37","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210138186"]},{"id":"https://openalex.org/I47720641","display_name":"Huazhong University of Science and Technology","ror":"https://ror.org/00p991c53","country_code":"CN","type":"education","lineage":["https://openalex.org/I47720641"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunhua Li","raw_affiliation_strings":["Wuhan National Lab for Optoelectronics, Huazhong University of Science and Technology, China"],"affiliations":[{"raw_affiliation_string":"Wuhan National Lab for Optoelectronics, Huazhong University of Science and Technology, China","institution_ids":["https://openalex.org/I4210138186","https://openalex.org/I47720641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087956045","display_name":"Xubin He","orcid":"https://orcid.org/0000-0002-5071-2861"},"institutions":[{"id":"https://openalex.org/I84392919","display_name":"Temple University","ror":"https://ror.org/00kx1jb78","country_code":"US","type":"education","lineage":["https://openalex.org/I84392919"]},{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xubin He","raw_affiliation_strings":["Department of Computer and Information Sciences, Temple University, USA","Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Information Sciences, Temple University, USA","institution_ids":["https://openalex.org/I84392919"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, USA","institution_ids":["https://openalex.org/I184840846"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100428669"],"corresponding_institution_ids":["https://openalex.org/I4210138186","https://openalex.org/I47720641"],"apc_list":null,"apc_paid":null,"fwci":0.321,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.62162162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2016","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8112651705741882},{"id":"https://openalex.org/keywords/write-buffer","display_name":"Write buffer","score":0.7103177309036255},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6980603933334351},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.685272753238678},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6176461577415466},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5993055701255798},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5598036050796509},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.48153430223464966},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44746240973472595},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4390736222267151},{"id":"https://openalex.org/keywords/thrashing","display_name":"Thrashing","score":0.430731862783432},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43034327030181885},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3813475966453552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3539629578590393},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.27065733075141907},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2607738673686981},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25598177313804626},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.2127757966518402},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.14024144411087036}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8112651705741882},{"id":"https://openalex.org/C89089495","wikidata":"https://www.wikidata.org/wiki/Q8038418","display_name":"Write buffer","level":5,"score":0.7103177309036255},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6980603933334351},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.685272753238678},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6176461577415466},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5993055701255798},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5598036050796509},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.48153430223464966},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44746240973472595},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4390736222267151},{"id":"https://openalex.org/C28362024","wikidata":"https://www.wikidata.org/wiki/Q2067413","display_name":"Thrashing","level":2,"score":0.430731862783432},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43034327030181885},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3813475966453552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3539629578590393},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.27065733075141907},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2607738673686981},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25598177313804626},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.2127757966518402},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.14024144411087036},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/pccc.2016.7820660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2016.7820660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 35th International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"},{"id":"mag:2746849608","is_oa":false,"landing_page_url":"http://jglobal.jst.go.jp/en/public/20090422/201702282543152177","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1963998358","https://openalex.org/W1964316448","https://openalex.org/W1964858680","https://openalex.org/W1979866689","https://openalex.org/W1994004081","https://openalex.org/W2041209283","https://openalex.org/W2064344201","https://openalex.org/W2073899127","https://openalex.org/W2087985718","https://openalex.org/W2099874423","https://openalex.org/W2100787464","https://openalex.org/W2115172404","https://openalex.org/W2119092821","https://openalex.org/W2129991978","https://openalex.org/W2130154972","https://openalex.org/W2131780201","https://openalex.org/W2158319074","https://openalex.org/W2158620667","https://openalex.org/W2159908132","https://openalex.org/W2162838417","https://openalex.org/W2166263440","https://openalex.org/W2170257519","https://openalex.org/W2238633138","https://openalex.org/W3100461726","https://openalex.org/W3145545382","https://openalex.org/W3146736181","https://openalex.org/W3147501999","https://openalex.org/W3147974890","https://openalex.org/W4236382111","https://openalex.org/W4242052363","https://openalex.org/W4247136227","https://openalex.org/W6641191176","https://openalex.org/W6683227110","https://openalex.org/W6792323683","https://openalex.org/W6793257234","https://openalex.org/W6793692152","https://openalex.org/W6817964639"],"related_works":["https://openalex.org/W126098351","https://openalex.org/W254684032","https://openalex.org/W3108993429","https://openalex.org/W99066252","https://openalex.org/W2570594754","https://openalex.org/W2047684617","https://openalex.org/W4321458411","https://openalex.org/W4317815260","https://openalex.org/W1531802798","https://openalex.org/W2578919162"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,14,195],"new":[4,99,112],"memory":[5,17,25,28,35,43,100,113,118,133,175,179,184,189,197,231],"scheduling":[6,119,130,232],"policy":[7],"called":[8],"LAMS,":[9],"which":[10],"is":[11,135],"inspired":[12],"by":[13,215,242],"recently":[15],"proposed":[16,54],"architecture":[18,101,114],"and":[19,61,147,186,212,219,239,246],"targets":[20],"for":[21,120],"future":[22],"high":[23],"capacity":[24,29],"systems.":[26],"As":[27],"increases,":[30],"the":[31,65,91,98,140,151,157,183,203,225],"bit-lines":[32,58],"connected":[33],"to":[34,47,55,64,76,86,95,107,123,137,217,244],"row":[36,66],"buffers":[37],"become":[38],"much":[39,82],"longer,":[40],"dramatically":[41],"lengthening":[42],"access":[44,75,85],"latency,":[45],"due":[46],"increased":[48],"parasitic":[49],"capacitance.":[50],"Recent":[51],"study":[52],"has":[53],"partition":[56],"long":[57],"into":[59],"near":[60,77],"far":[62,87],"(relative":[63],"buffer)":[67],"segments":[68],"via":[69,115],"inserting":[70],"isolation":[71],"transistors":[72],"such":[73],"that":[74,200],"segment":[78,88],"can":[79],"be":[80],"accomplished":[81],"faster,":[83],"while":[84],"remains":[89,103],"nearly":[90],"same.":[92],"However,":[93],"how":[94],"effectively":[96],"leverage":[97],"still":[102,236],"unexplored.":[104],"We":[105],"suggest":[106],"take":[108],"advantage":[109],"of":[110,139,159],"this":[111,129],"performing":[116],"latency-aware":[117],"pending":[121],"requests":[122,155,172],"explore":[124],"their":[125],"performance":[126,211,238],"potentials.":[127],"In":[128,166],"policy,":[131],"each":[132],"request":[134],"classified":[136],"one":[138],"following":[141],"three":[142],"categories,":[143],"row-buffer":[144,160],"hit,":[145],"near-buffer,":[146],"far-buffer.":[148,165],"Based":[149],"on":[150,194],"classification,":[152],"it":[153,169],"issues":[154],"in":[156,182],"order":[158],"hit":[161],"\u2192":[162,164],"near-buffer":[163],"doing":[167],"so,":[168],"avoids":[170],"long-latency":[171],"blocking":[173],"short-latency":[174],"requests,":[176],"reducing":[177],"total":[178],"queuing":[180],"time":[181],"controller":[185],"improving":[187],"overall":[188],"performance.":[190],"Our":[191],"evaluation":[192],"results":[193],"simulated":[196],"system":[198],"show":[199],"comparing":[201,223],"with":[202,224],"commonly":[204],"used":[205],"FR-FCFS":[206],"scheduler,":[207],"our":[208],"LAMS":[209,235],"improves":[210,237],"energy":[213,240],"efficiency":[214,241],"up":[216,243],"20.6%":[218],"34%,":[220],"respectively.":[221,248],"Even":[222],"four":[226],"competitive":[227],"schedulers":[228],"chosen":[229],"from":[230],"champion":[233],"(MSC),":[234],"6.1%":[245],"23.4%,":[247]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}