{"id":"https://openalex.org/W2038408981","doi":"https://doi.org/10.1109/pccc.2014.7017093","title":"WCET analysis of static NUCA caches","display_name":"WCET analysis of static NUCA caches","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2038408981","doi":"https://doi.org/10.1109/pccc.2014.7017093","mag":"2038408981"},"language":"en","primary_location":{"id":"doi:10.1109/pccc.2014.7017093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2014.7017093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 33rd International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021728589","display_name":"Yiqiang Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiqiang Ding","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Commonwealth University","Department of Electrical and Computer Engineering, Virginia Commonwealth University;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University","institution_ids":["https://openalex.org/I184840846"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University;","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069960498","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0003-2615-2603"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Commonwealth University","Department of Electrical and Computer Engineering, Virginia Commonwealth University;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University","institution_ids":["https://openalex.org/I184840846"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University;","institution_ids":["https://openalex.org/I184840846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I184840846"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10417443,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8630434274673462},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.750961422920227},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7323212027549744},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6856516599655151},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4596227705478668},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43663543462753296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40869730710983276}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8630434274673462},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.750961422920227},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7323212027549744},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6856516599655151},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4596227705478668},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43663543462753296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40869730710983276}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pccc.2014.7017093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2014.7017093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 33rd International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320326972","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2096533652","https://openalex.org/W2098912517","https://openalex.org/W2116233289","https://openalex.org/W2126372249","https://openalex.org/W2137302811","https://openalex.org/W2152949433","https://openalex.org/W2157297226","https://openalex.org/W2171278566","https://openalex.org/W2171518785","https://openalex.org/W4240549120","https://openalex.org/W6659483246","https://openalex.org/W6684985783"],"related_works":["https://openalex.org/W1542410906","https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2104702637","https://openalex.org/W2079303253","https://openalex.org/W4248099758"],"abstract_inverted_index":{"Large":[0],"on-chip":[1],"caches":[2,82],"with":[3,128],"uniform":[4,129],"access":[5,130],"time":[6,61],"are":[7],"inefficient":[8],"to":[9,16,31,34,56,75,125],"be":[10,32],"used":[11],"in":[12,43,93,119],"multicore":[13,44,51,121],"processors":[14],"due":[15],"the":[17,22,36,39,58,77,87,90,97,106,112,116,120,126],"increasing":[18,40],"wire":[19,41],"delays":[20,42],"across":[21],"chip.":[23],"The":[24,101],"Non-Uniform":[25],"Cache":[26],"Architecture":[27],"(NUCA)":[28],"is":[29,54],"proved":[30],"effective":[33],"solve":[35],"problem":[37],"of":[38,79,89,96,115],"processors.":[45],"For":[46],"real-time":[47,91,117],"systems":[48],"that":[49,105],"use":[50],"processors,":[52],"it":[53],"crucial":[55],"bound":[57],"worst-case":[59,113],"execution":[60],"(WCET)":[62],"accurately":[63],"and":[64,85],"safely.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69],"develop":[70],"a":[71],"WCET":[72,88],"analysis":[73],"approach":[74],"consider":[76],"effects":[78],"static":[80,98,107],"NUCA":[81,99,108],"on":[83],"WCET,":[84],"compare":[86],"applications":[92,118],"different":[94],"topologies":[95],"caches.":[100],"experimental":[102],"results":[103],"demonstrate":[104],"cache":[109,127],"can":[110],"improve":[111],"performance":[114],"processor":[122],"as":[123],"compared":[124],"time.":[131]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}