{"id":"https://openalex.org/W2028153941","doi":"https://doi.org/10.1109/pccc.2013.6742770","title":"Reducing worst-case execution time of hybrid SPM-caches","display_name":"Reducing worst-case execution time of hybrid SPM-caches","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2028153941","doi":"https://doi.org/10.1109/pccc.2013.6742770","mag":"2028153941"},"language":"en","primary_location":{"id":"doi:10.1109/pccc.2013.6742770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2013.6742770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 32nd International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075464709","display_name":"Lan Wu","orcid":"https://orcid.org/0000-0002-1966-2501"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lan Wu","raw_affiliation_strings":["Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA","Compiler, Archit., & Realtime Syst. (CARS) Lab., Virginia Commonwealth Univ., Richmond, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA","institution_ids":["https://openalex.org/I184840846"]},{"raw_affiliation_string":"Compiler, Archit., & Realtime Syst. (CARS) Lab., Virginia Commonwealth Univ., Richmond, VA, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101814390","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0003-1343-2817"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"education","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA","Compiler, Archit., & Realtime Syst. (CARS) Lab., Virginia Commonwealth Univ., Richmond, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Compiler, Architecture, and Realtime Systems (CARS) Lab, Virginia Commonwealth University, Richmond, VA","institution_ids":["https://openalex.org/I184840846"]},{"raw_affiliation_string":"Compiler, Archit., & Realtime Syst. (CARS) Lab., Virginia Commonwealth Univ., Richmond, VA, USA","institution_ids":["https://openalex.org/I184840846"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I184840846"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09586013,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9001072645187378},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8243992328643799},{"id":"https://openalex.org/keywords/worst-case-execution-time","display_name":"Worst-case execution time","score":0.8056272268295288},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6080337166786194},{"id":"https://openalex.org/keywords/execution-time","display_name":"Execution time","score":0.5472356081008911},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.48854002356529236},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4477003514766693},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37040308117866516},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35179394483566284},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.2589442729949951}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9001072645187378},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8243992328643799},{"id":"https://openalex.org/C200130814","wikidata":"https://www.wikidata.org/wiki/Q362858","display_name":"Worst-case execution time","level":3,"score":0.8056272268295288},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6080337166786194},{"id":"https://openalex.org/C2989134064","wikidata":"https://www.wikidata.org/wiki/Q288510","display_name":"Execution time","level":2,"score":0.5472356081008911},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.48854002356529236},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4477003514766693},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37040308117866516},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35179394483566284},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.2589442729949951}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pccc.2013.6742770","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2013.6742770","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 32nd International Performance Computing and Communications Conference (IPCCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W71992527","https://openalex.org/W1490174819","https://openalex.org/W1977439654","https://openalex.org/W1977857710","https://openalex.org/W2000168498","https://openalex.org/W2001674040","https://openalex.org/W2009060648","https://openalex.org/W2021435491","https://openalex.org/W2043199222","https://openalex.org/W2098582452","https://openalex.org/W2118625817","https://openalex.org/W2122540149","https://openalex.org/W2123470671","https://openalex.org/W2143197122","https://openalex.org/W2145787376","https://openalex.org/W2152078388","https://openalex.org/W2157373341","https://openalex.org/W2158116338","https://openalex.org/W2162717942","https://openalex.org/W2163270257","https://openalex.org/W2165570292","https://openalex.org/W2167187655","https://openalex.org/W2167631583","https://openalex.org/W2171518785","https://openalex.org/W3145738314","https://openalex.org/W4240549120","https://openalex.org/W4244816354","https://openalex.org/W4247977365","https://openalex.org/W6655556515","https://openalex.org/W6661269995","https://openalex.org/W6678233530"],"related_works":["https://openalex.org/W2393506321","https://openalex.org/W1534227216","https://openalex.org/W2801585924","https://openalex.org/W2146599016","https://openalex.org/W4251710579","https://openalex.org/W2028153941","https://openalex.org/W2043060744","https://openalex.org/W2044638745","https://openalex.org/W1498551259","https://openalex.org/W2613442617"],"abstract_inverted_index":{"This":[0],"paper":[1,40],"studies":[2],"the":[3,50,72,78,84,93,102],"Scratch-Pad":[4],"Memory":[5],"(SPM)":[6],"allocation":[7,46,89],"for":[8,55],"a":[9,19],"hybrid":[10,56],"SPM":[11,17,45,88],"and":[12,18,42,86],"cache":[13,20,73],"architecture,":[14],"where":[15],"an":[16],"memory":[21],"are":[22],"placed":[23],"on-chip":[24],"in":[25],"parallel":[26],"to":[27,48],"cooperatively":[28],"improve":[29],"performance":[30],"and/or":[31],"energy":[32],"efficiency.":[33],"To":[34],"benefit":[35],"hard":[36],"real-time":[37],"systems,":[38],"this":[39],"proposes":[41],"evaluates":[43],"four":[44],"strategies":[47],"reduce":[49,92],"worst-case":[51],"execution":[52,104],"time":[53,105],"(WCET)":[54],"SPM-caches":[57],"with":[58,71,95],"different":[59],"complexities.":[60],"These":[61],"algorithms":[62],"differ":[63],"by":[64],"whether":[65],"or":[66,74,97],"not":[67],"they":[68],"can":[69,90],"cooperate":[70],"be":[75],"aware":[76],"of":[77],"WCET.":[79],"Our":[80],"evaluation":[81],"shows":[82],"that":[83],"cache-aware":[85],"WCET-oriented":[87],"maximally":[91],"WCET":[94],"minimum":[96],"even":[98],"positive":[99],"impact":[100],"on":[101],"average-case":[103],"(ACET).":[106]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}