{"id":"https://openalex.org/W2138613008","doi":"https://doi.org/10.1109/pccc.2005.1460580","title":"The design and implementation of rapid-cache for linux","display_name":"The design and implementation of rapid-cache for linux","publication_year":2005,"publication_date":"2005-07-06","ids":{"openalex":"https://openalex.org/W2138613008","doi":"https://doi.org/10.1109/pccc.2005.1460580","mag":"2138613008"},"language":"en","primary_location":{"id":"doi:10.1109/pccc.2005.1460580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2005.1460580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"PCCC 2005. 24th IEEE International Performance, Computing, and Communications Conference, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113242663","display_name":"Zhiyong Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I24306055","display_name":"Suffolk University","ror":"https://ror.org/05y50nr98","country_code":"US","type":"education","lineage":["https://openalex.org/I24306055"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhiyong Xu","raw_affiliation_strings":["Suffolk University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Suffolk University, USA","institution_ids":["https://openalex.org/I24306055"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030628366","display_name":"Yi-Ming Hu","orcid":"https://orcid.org/0000-0002-7869-0174"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiming Hu","raw_affiliation_strings":["University of Cincinnati, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cincinnati, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21221324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"13","issue":null,"first_page":"329","last_page":"333"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8976131081581116},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8405223488807678},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7343839406967163},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7216085195541382},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.7110648155212402},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6765915155410767},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6609761714935303},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6185019016265869},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5340064764022827},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.47812047600746155},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.46891817450523376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43592333793640137},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4205605387687683},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4026457667350769}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8976131081581116},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8405223488807678},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7343839406967163},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7216085195541382},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.7110648155212402},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6765915155410767},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6609761714935303},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6185019016265869},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5340064764022827},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.47812047600746155},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.46891817450523376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43592333793640137},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4205605387687683},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4026457667350769},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pccc.2005.1460580","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2005.1460580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"PCCC 2005. 24th IEEE International Performance, Computing, and Communications Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1523234060","https://openalex.org/W1562692945","https://openalex.org/W1963883150","https://openalex.org/W1975183935","https://openalex.org/W2036548030","https://openalex.org/W2056722845","https://openalex.org/W2068581504","https://openalex.org/W2113913089","https://openalex.org/W2130312741","https://openalex.org/W2171352284","https://openalex.org/W6631407815","https://openalex.org/W6643728756","https://openalex.org/W6664578922","https://openalex.org/W6676918761","https://openalex.org/W6685257332"],"related_works":["https://openalex.org/W4312759433","https://openalex.org/W2184371594","https://openalex.org/W2148571123","https://openalex.org/W273173017","https://openalex.org/W1652973653","https://openalex.org/W2801630946","https://openalex.org/W2135365633","https://openalex.org/W2152423944","https://openalex.org/W1988485265","https://openalex.org/W2148367954"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,45,48,59],"design":[4],"and":[5,16,37,55],"implementation":[6],"of":[7,47,75,83],"a":[8,77],"different":[9],"approach":[10],"called":[11],"RAPID-cache":[12,28,41,57],"(redundant,":[13],"asymmetrically":[14],"parallel":[15],"inexpensive":[17],"disk":[18],"cache)":[19],"for":[20,58],"highly-reliable":[21],"systems.":[22],"In":[23],"order":[24],"to":[25,38],"validate":[26],"whether":[27],"can":[29,42],"really":[30],"achieve":[31],"satisfactory":[32],"performance":[33],"in":[34],"real":[35],"systems,":[36],"see":[39],"if":[40],"also":[43,91],"improve":[44],"performance/reliability":[46],"OS":[49],"buffer":[50],"cache,":[51],"we":[52],"have":[53],"designed":[54],"implemented":[56],"Linux":[60],"system.":[61],"Measurement":[62],"results":[63],"using":[64],"realistic":[65],"benchmarks":[66],"show":[67],"very":[68],"promising":[69],"results.":[70],"Using":[71],"only":[72],"3.25":[73],"MB":[74,85],"NVRAM,":[76],"RAPID-Cache":[78,90],"outperforms":[79],"normal":[80,96],"NVRAM":[81,97],"caches":[82],"64":[84],"or":[86],"even":[87],"128":[88],"MB.":[89],"provide":[92],"better":[93],"reliability":[94],"than":[95],"caches.":[98]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}