{"id":"https://openalex.org/W2171346293","doi":"https://doi.org/10.1109/pccc.2003.1203717","title":"The potential of compression to improve memory system performance, power consumption, and cost","display_name":"The potential of compression to improve memory system performance, power consumption, and cost","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2171346293","doi":"https://doi.org/10.1109/pccc.2003.1203717","mag":"2171346293"},"language":"en","primary_location":{"id":"doi:10.1109/pccc.2003.1203717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2003.1203717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108624212","display_name":"Nihar R. Mahapatra","orcid":"https://orcid.org/0000-0002-3821-3330"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N.R. Mahapatra","raw_affiliation_strings":["USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059524537","display_name":"Jiangjiang Liu","orcid":"https://orcid.org/0000-0002-1341-2763"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiangjiang Liu","raw_affiliation_strings":["USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046074471","display_name":"K. Sundaresan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. Sundaresan","raw_affiliation_strings":["USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027293760","display_name":"S. Dangeti","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Dangeti","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5051383008","display_name":"B.V. Venkatrao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B.V. Venkatrao","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8597,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.85895774,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"343","last_page":"350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8183763027191162},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.739713728427887},{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.6432839632034302},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.496128648519516},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4937358796596527},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4780345857143402},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4421890377998352},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4407280683517456},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.43742847442626953},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43260499835014343},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.43016090989112854},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.429220974445343},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3273578882217407},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2923241853713989},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19338631629943848},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.11912962794303894},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10493120551109314}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8183763027191162},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.739713728427887},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.6432839632034302},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.496128648519516},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4937358796596527},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4780345857143402},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4421890377998352},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4407280683517456},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.43742847442626953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43260499835014343},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.43016090989112854},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.429220974445343},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3273578882217407},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2923241853713989},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19338631629943848},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.11912962794303894},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10493120551109314},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/pccc.2003.1203717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/pccc.2003.1203717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1528788915","https://openalex.org/W1555915743","https://openalex.org/W1964424282","https://openalex.org/W1972950739","https://openalex.org/W2020505483","https://openalex.org/W2080379046","https://openalex.org/W2099891815","https://openalex.org/W2100466074","https://openalex.org/W2104562565","https://openalex.org/W2104593972","https://openalex.org/W2116699650","https://openalex.org/W2118893735","https://openalex.org/W2122095039","https://openalex.org/W2124261375","https://openalex.org/W2124628131","https://openalex.org/W2131017271","https://openalex.org/W2141421397","https://openalex.org/W2141781808","https://openalex.org/W2144293278","https://openalex.org/W2146227467","https://openalex.org/W2150654370","https://openalex.org/W2154614859","https://openalex.org/W2155366133","https://openalex.org/W2163935347","https://openalex.org/W2167181671","https://openalex.org/W2168886965","https://openalex.org/W2725179571","https://openalex.org/W3123681665","https://openalex.org/W3140239344","https://openalex.org/W4237910431","https://openalex.org/W4239503669","https://openalex.org/W4253898506","https://openalex.org/W6631660285","https://openalex.org/W6643460458","https://openalex.org/W6677710420","https://openalex.org/W6681054346","https://openalex.org/W6684837310"],"related_works":["https://openalex.org/W2170496111","https://openalex.org/W1480691199","https://openalex.org/W3008068282","https://openalex.org/W2153372734","https://openalex.org/W1707075782","https://openalex.org/W2185658074","https://openalex.org/W4393076761","https://openalex.org/W2019238062","https://openalex.org/W1725472669","https://openalex.org/W4233816696"],"abstract_inverted_index":{"The":[0,50],"continuing":[1],"exponential":[2],"growth":[3],"in":[4,56,79,106],"processor":[5,68],"performance,":[6,81],"combined":[7],"with":[8,92],"technology,":[9],"architecture,":[10],"and":[11,25,36,48,61,64,69,73,84,102,112,121,124,128],"application":[12],"trends,":[13],"places":[14],"enormous":[15],"demands":[16],"on":[17],"the":[18,54,57,67,70,75,87,107],"memory":[19,71,88],"system":[20,72],"to":[21,32,40],"allow":[22],"information":[23,58],"storage":[24],"exchange":[26],"at":[27,45],"a":[28],"high-enough":[29],"performance":[30],"(i.e.,":[31],"provide":[33],"low":[34,46],"latency":[35],"high":[37],"bandwidth":[38],"access":[39],"large":[41],"amounts":[42],"of":[43,77,86,99],"information),":[44],"power,":[47,127],"cost-effectively.":[49],"paper":[51],"comprehensively":[52],"analyzes":[53],"redundancy":[55],"(addresses,":[59],"instructions,":[60],"data)":[62],"stored":[63],"exchanged":[65],"between":[66],"evaluates":[74],"potential":[76],"compression":[78,119],"improving":[80],"power":[82],"consumption,":[83],"cost":[85],"system.":[89],"Traces":[90],"obtained":[91],"Sun":[93],"Microsystems'":[94],"simulator":[95],"simulating":[96],"SPARC":[97],"executables":[98],"nine":[100],"integer":[101],"six":[103],"floating-point":[104],"programs":[105],"SPEC":[108],"CPU2000":[109],"benchmark":[110],"suite":[111],"analyzed":[113],"using":[114],"Markov":[115],"entropy":[116],"models,":[117],"existing":[118],"schemes,":[120],"CACTI":[122],"3.0":[123],"SimplePower":[125],"timing,":[126],"area":[129],"models":[130],"yield":[131],"impressive":[132],"results.":[133]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}