{"id":"https://openalex.org/W2979713800","doi":"https://doi.org/10.1109/patmos.2019.8862050","title":"Voltage Scaling and Guardband Customization of Multiple Constituent Components in SoC-FPGA","display_name":"Voltage Scaling and Guardband Customization of Multiple Constituent Components in SoC-FPGA","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2979713800","doi":"https://doi.org/10.1109/patmos.2019.8862050","mag":"2979713800"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2019.8862050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2019.8862050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079245518","display_name":"Ioannis Stratakos","orcid":"https://orcid.org/0000-0002-1103-8202"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Stratakos","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060953706","display_name":"Konstantinos Maragos","orcid":"https://orcid.org/0000-0001-7684-1111"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Maragos","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053524294","display_name":"George Lentaris","orcid":"https://orcid.org/0000-0003-1664-8648"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Lentaris","raw_affiliation_strings":["National Technical University of Athens, Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.2157,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.37445943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.775050938129425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.69966721534729},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6145116686820984},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.5956563353538513},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5458430051803589},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5263643860816956},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.509379506111145},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4988372325897217},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48049700260162354},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.4111877679824829},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2001103162765503},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15507596731185913},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10556003451347351}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.775050938129425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.69966721534729},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6145116686820984},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.5956563353538513},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5458430051803589},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5263643860816956},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.509379506111145},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4988372325897217},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48049700260162354},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.4111877679824829},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2001103162765503},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15507596731185913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10556003451347351},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2019.8862050","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2019.8862050","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1588417671","https://openalex.org/W1830929998","https://openalex.org/W2013188870","https://openalex.org/W2045704975","https://openalex.org/W2111308925","https://openalex.org/W2485163885","https://openalex.org/W2525415380","https://openalex.org/W2538025272","https://openalex.org/W2790442549","https://openalex.org/W2807017412","https://openalex.org/W2899013466"],"related_works":["https://openalex.org/W2478661203","https://openalex.org/W2004830053","https://openalex.org/W3008115697","https://openalex.org/W2349167760","https://openalex.org/W2145175947","https://openalex.org/W3124949371","https://openalex.org/W4287864641","https://openalex.org/W2120643196","https://openalex.org/W1567555513","https://openalex.org/W1969195496"],"abstract_inverted_index":{"The":[0],"ever-growing":[1],"demands":[2],"for":[3],"increased":[4],"speed":[5],"and":[6,16,29],"low":[7],"power":[8],"has":[9],"led":[10],"to":[11,45,111,116,122],"the":[12,48,67,70,86,90,95,106,117],"development":[13],"of":[14,21,56,69,85,89,105],"sophisticated":[15],"complex":[17],"heterogeneous":[18],"chips":[19],"consisting":[20],"multiple":[22,84,103],"components,":[23],"such":[24],"as":[25],"memories,":[26],"processors,":[27],"DSPs,":[28],"classical":[30],"FPGA":[31],"resources,":[32],"which":[33],"operate":[34],"with":[35],"diverse":[36],"specifications.":[37],"However,":[38],"their":[39],"vendor-defined":[40],"specifications":[41],"are":[42,108],"quite":[43],"conservative":[44],"enable":[46],"meeting":[47],"most":[49],"demanding":[50],"application":[51,81,97],"scenarios.":[52],"Consequently,":[53],"a":[54,78],"surplus":[55],"energy":[57,124],"consumption":[58],"is":[59],"measured":[60],"in":[61,73],"practice.":[62],"This":[63],"work":[64],"focuses":[65],"on":[66],"customization":[68],"operating":[71],"parameters":[72],"SoC-FPGA":[74],"chips,":[75],"when":[76,102],"executing":[77],"HW/SW":[79],"co-designed":[80],"that":[82,94],"utilizes":[83],"constituent":[87],"components":[88,104],"system.":[91],"We":[92],"demonstrate":[93],"nominal":[96],"throughput":[98],"can":[99],"be":[100],"attained":[101],"SoC":[107],"individually":[109],"fine-tuned":[110],"distinct":[112],"voltage":[113],"levels,":[114],"specific":[115],"given":[118],"application,":[119],"thus":[120],"leading":[121],"improved":[123],"footprint.":[125]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}