{"id":"https://openalex.org/W2979801748","doi":"https://doi.org/10.1109/patmos.2019.8862039","title":"Process Variation-Aware Analytical Modeling of Subthreshold Leakage Power","display_name":"Process Variation-Aware Analytical Modeling of Subthreshold Leakage Power","publication_year":2019,"publication_date":"2019-07-01","ids":{"openalex":"https://openalex.org/W2979801748","doi":"https://doi.org/10.1109/patmos.2019.8862039","mag":"2979801748"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2019.8862039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2019.8862039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045732047","display_name":"M R Anala","orcid":null},"institutions":[{"id":"https://openalex.org/I53465836","display_name":"Bangalore University","ror":"https://ror.org/050j2vm64","country_code":"IN","type":"education","lineage":["https://openalex.org/I53465836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anala M.","raw_affiliation_strings":["Department of Electronics & Communication Engineering, Bangalore University, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics & Communication Engineering, Bangalore University, Bangalore, India","institution_ids":["https://openalex.org/I53465836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108401813","display_name":"B. P. Harish","orcid":null},"institutions":[{"id":"https://openalex.org/I53465836","display_name":"Bangalore University","ror":"https://ror.org/050j2vm64","country_code":"IN","type":"education","lineage":["https://openalex.org/I53465836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. P. Harish","raw_affiliation_strings":["Department of Electrical Engineering, Bangalore University, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Bangalore University, Bangalore, India","institution_ids":["https://openalex.org/I53465836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I53465836"],"apc_list":null,"apc_paid":null,"fwci":0.8476,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74787124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8584891557693481},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6827067732810974},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6071585416793823},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6033360362052917},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5654439926147461},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.47221261262893677},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4569658637046814},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.45377594232559204},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4504845142364502},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.43932634592056274},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4360164403915405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43248069286346436},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.42783322930336},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.36053985357284546},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.33855342864990234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33082157373428345},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3285696506500244},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24996361136436462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2328224778175354},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.21933668851852417},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21012073755264282},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13873204588890076},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08855181932449341}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8584891557693481},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6827067732810974},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6071585416793823},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6033360362052917},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5654439926147461},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.47221261262893677},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4569658637046814},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.45377594232559204},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4504845142364502},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.43932634592056274},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4360164403915405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43248069286346436},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.42783322930336},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.36053985357284546},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.33855342864990234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33082157373428345},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3285696506500244},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24996361136436462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2328224778175354},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.21933668851852417},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21012073755264282},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13873204588890076},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08855181932449341},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2019.8862039","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2019.8862039","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 29th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7599999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1499398507","https://openalex.org/W1583524442","https://openalex.org/W1661368752","https://openalex.org/W1761143336","https://openalex.org/W1963919674","https://openalex.org/W1980164777","https://openalex.org/W2037625031","https://openalex.org/W2091881407","https://openalex.org/W2106750098","https://openalex.org/W2107919924","https://openalex.org/W2110288367","https://openalex.org/W2124157536","https://openalex.org/W2125892790","https://openalex.org/W2131862714","https://openalex.org/W2146094464","https://openalex.org/W2152286630","https://openalex.org/W2162935501","https://openalex.org/W2163231535","https://openalex.org/W2532895182","https://openalex.org/W2891132891","https://openalex.org/W2908723661","https://openalex.org/W4210341450","https://openalex.org/W4246680754","https://openalex.org/W4254813888","https://openalex.org/W6996626580","https://openalex.org/W7061114481"],"related_works":["https://openalex.org/W2162700382","https://openalex.org/W4239145761","https://openalex.org/W2111372718","https://openalex.org/W2615230521","https://openalex.org/W2945285759","https://openalex.org/W2020064877","https://openalex.org/W4399527091","https://openalex.org/W2798321569","https://openalex.org/W2034182926","https://openalex.org/W2056387586"],"abstract_inverted_index":{"Leakage":[0],"current":[1,40],"is":[2,21,41,66,118,151,243],"making":[3],"a":[4,100,175,208],"substantial":[5],"contribution":[6],"to":[7,15,57,70,162,216,226],"the":[8,25,44,67,89,93,107,124,130,147,164,167,170,182,196,201,212,221,240],"power":[9,53,103,150],"dissipation":[10],"in":[11,30,83,106,139,146,186,195,211,220,229],"nanometer":[12],"regime":[13],"due":[14],"continued":[16],"technology":[17],"scaling.":[18],"The":[19,81,120,144,191],"problem":[20],"further":[22],"accentuated":[23],"with":[24,112,207],"increasing":[26],"levels":[27],"of":[28,38,46,88,109,133,166,174,198,214,224],"unpredictability":[29],"process":[31,110,199],"parameters.":[32],"Consequently,":[33],"accurate":[34],"and":[35,60,73,85,137,142,218,236],"reliable":[36],"modeling":[37],"leakage":[39,59,65,95,102,126,149],"critical":[42],"for":[43,50,78],"prediction":[45],"static":[47,176],"power,":[48],"especially":[49],"ultra":[51],"low":[52],"applications.":[54],"In":[55,97,160],"contrast":[56],"gate":[58,140],"Band-to-Band-Tunneling":[61],"(BTBT)":[62],"leakage,":[63],"subthreshold":[64,101,125,148],"most":[68],"sensitive":[69],"parameter":[71],"variations":[72,82,127,138],"hence":[74],"has":[75],"been":[76],"considered":[77],"variability":[79,136],"modeling.":[80],"electrical":[84],"geometry":[86],"parameters":[87],"device":[90],"drastically":[91],"impact":[92],"sub-threshold":[94],"current.":[96],"this":[98],"paper,":[99],"estimation":[104],"model":[105,121,171,203,242],"presence":[108,197],"variations,":[111,200],"Drain-Induced":[113],"Barrier":[114],"Lowering":[115],"(DIBL)":[116],"considerations,":[117],"proposed.":[119],"focuses":[122],"on":[123,181],"induced":[128],"by":[129,153],"simultaneous":[131],"effect":[132],"threshold":[134],"voltage":[135],"length":[141],"width.":[143],"variation":[145],"characterized":[152],"using":[154],"an":[155],"extensive":[156],"Monte":[157],"Carlo":[158],"analysis.":[159],"order":[161],"demonstrate":[163,193],"efficacy":[165],"proposed":[168,202,241],"model,":[169],"generated":[172,184],"distributions":[173,185],"CMOS":[177],"inverter":[178],"are":[179],"overlaid":[180],"SPICE":[183,249],"32":[187],"nm":[188],"PTM":[189],"technology.":[190],"results":[192],"that,":[194],"offers":[204],"better":[205,234],"predictability":[206,235],"mean":[209],"error":[210],"range":[213],"0.09%":[215],"0.45%":[217],"reduction":[219],"standard":[222],"deviation":[223],"3.3%":[225],"34%,":[227],"resulting":[228],"tighter":[230],"distributions,":[231],"thereby":[232],"ensuring":[233],"design":[237],"robustness.":[238],"Further,":[239],"about":[244],"700X":[245],"computationally":[246],"faster":[247],"than":[248],"simulations.":[250]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}