{"id":"https://openalex.org/W2890026549","doi":"https://doi.org/10.1109/patmos.2018.8464176","title":"Hierarchical Timing-Critical Paths Analysis in Sequential Circuits","display_name":"Hierarchical Timing-Critical Paths Analysis in Sequential Circuits","publication_year":2018,"publication_date":"2018-07-01","ids":{"openalex":"https://openalex.org/W2890026549","doi":"https://doi.org/10.1109/patmos.2018.8464176","mag":"2890026549"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2018.8464176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2018.8464176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060713767","display_name":"Lembit J\u00fcrim\u00e4gi","orcid":"https://orcid.org/0000-0002-6914-2838"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Lembit Jurimagi","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054970559","display_name":"Sergei Devadze","orcid":"https://orcid.org/0000-0001-7445-3801"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Sergei Devadze","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072185940","display_name":"Sergei Kostin","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Sergei Kostin","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4148","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.7836589813232422},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.7669185400009155},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6446398496627808},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6385007500648499},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5548544526100159},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5265700817108154},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.5262072682380676},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5076392889022827},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.49977755546569824},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.48170024156570435},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.46991291642189026},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.4625837802886963},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43282434344291687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35270437598228455},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3330783545970917},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32899051904678345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1605851948261261},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14372920989990234},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09998396039009094},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09673187136650085}],"concepts":[{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.7836589813232422},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.7669185400009155},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6446398496627808},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6385007500648499},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5548544526100159},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5265700817108154},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.5262072682380676},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5076392889022827},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.49977755546569824},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.48170024156570435},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.46991291642189026},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.4625837802886963},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43282434344291687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35270437598228455},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3330783545970917},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32899051904678345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1605851948261261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14372920989990234},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09998396039009094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09673187136650085},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2018.8464176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2018.8464176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1487689459","https://openalex.org/W1583304273","https://openalex.org/W1964078389","https://openalex.org/W1983373973","https://openalex.org/W2037102348","https://openalex.org/W2136045023","https://openalex.org/W2142908374","https://openalex.org/W2150754796","https://openalex.org/W2152040677","https://openalex.org/W2156306402","https://openalex.org/W2158805860","https://openalex.org/W2169913777","https://openalex.org/W2234633824","https://openalex.org/W3009317406","https://openalex.org/W3014325818","https://openalex.org/W4251213825","https://openalex.org/W4254403734","https://openalex.org/W6659537720","https://openalex.org/W6660222508","https://openalex.org/W6681438121","https://openalex.org/W6682344562","https://openalex.org/W6689470440"],"related_works":["https://openalex.org/W4235807419","https://openalex.org/W2144633290","https://openalex.org/W2550704533","https://openalex.org/W2827496155","https://openalex.org/W2371937260","https://openalex.org/W2890026549","https://openalex.org/W3136727472","https://openalex.org/W2187775186","https://openalex.org/W2143645596","https://openalex.org/W2158651403"],"abstract_inverted_index":{"The":[0,94],"conventional":[1],"design":[2],"techniques":[3],"struggle":[4],"with":[5],"integration":[6],"density":[7],"and":[8,45,82],"constantly":[9],"strengthening":[10],"requirements":[11],"of":[12,21,63,90,96,118,131,143],"today's":[13],"nanometer":[14],"technology.":[15],"Timing-critical":[16],"paths":[17,66,114],"analysis":[18,37,98],"is":[19,104,136],"one":[20],"such":[22],"tasks.":[23],"It":[24],"has":[25],"applications":[26],"in":[27,46,67],"critical":[28,113],"path":[29,31],"identification,":[30],"delay":[32],"fault":[33],"simulation,":[34],"circuit":[35],"reliability":[36],"e.g.":[38],"Bias":[39],"Temperature":[40],"Instability":[41],"(BTI)":[42],"induced":[43],"aging,":[44],"several":[47],"others.":[48],"In":[49],"this":[50],"paper,":[51],"we":[52],"propose":[53],"a":[54,84,88],"scalable":[55],"simulation":[56],"based":[57,146],"hierarchical":[58],"technique":[59],"for":[60,106],"explicit":[61],"identification":[62],"true":[64],"timing-critical":[65],"sequential":[68],"circuits.":[69],"We":[70],"explore":[71],"the":[72,79,102,108,111,116,124,129,144,151],"circuits":[73],"at":[74,78,83,101],"two":[75],"levels":[76],"-":[77],"flat":[80,152],"gate-level":[81,103,153],"higher":[85,119],"level":[86,120,126],"as":[87],"network":[89,117],"modules":[91],"or":[92],"sub-circuits.":[93],"result":[95],"timing":[97,127,147],"carried":[99],"out":[100],"used":[105],"calculating":[107],"delays":[109],"on":[110],"topological":[112],"through":[115],"modules.":[121],"To":[122],"speed-up":[123,142],"module":[125],"analysis,":[128,148],"theory":[130],"Structurally":[132],"Synthesized":[133],"BDDs":[134],"(SSBDD)":[135],"used.":[137],"Experimental":[138],"results":[139],"demonstrate":[140],"considerable":[141],"SSBDD":[145],"compared":[149],"to":[150],"analysis.":[154]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}