{"id":"https://openalex.org/W2770576523","doi":"https://doi.org/10.1109/patmos.2017.8106985","title":"Oscillation-based technique for post-bond parallel testing and diagnosis of multiple TSVs","display_name":"Oscillation-based technique for post-bond parallel testing and diagnosis of multiple TSVs","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770576523","doi":"https://doi.org/10.1109/patmos.2017.8106985","mag":"2770576523"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2017.8106985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046757422","display_name":"Stylianos-Georgios Papadopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stylianos-Georgios Papadopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075238847","display_name":"Vasileios Gerakis","orcid":"https://orcid.org/0000-0001-6840-9935"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Gerakis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036684985","display_name":"Yiorgos Tsiatouhas","orcid":"https://orcid.org/0000-0001-8408-6929"},"institutions":[{"id":"https://openalex.org/I194019607","display_name":"University of Ioannina","ror":"https://ror.org/01qg3j183","country_code":"GR","type":"education","lineage":["https://openalex.org/I194019607"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Yiorgos Tsiatouhas","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Ioannina, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Ioannina, Greece","institution_ids":["https://openalex.org/I194019607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis Hatzopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.5862718820571899},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5726441144943237},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5616316199302673},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.528372049331665},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5226642489433289},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5109240412712097},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5061954855918884},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.459930956363678},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.4490163028240204},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44460198283195496},{"id":"https://openalex.org/keywords/oscillation","display_name":"Oscillation (cell signaling)","score":0.4113004505634308},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2609555721282959},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.23940333724021912},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21837851405143738},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19415432214736938},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.12126860022544861}],"concepts":[{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.5862718820571899},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5726441144943237},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5616316199302673},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.528372049331665},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5226642489433289},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5109240412712097},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5061954855918884},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.459930956363678},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.4490163028240204},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44460198283195496},{"id":"https://openalex.org/C2778439541","wikidata":"https://www.wikidata.org/wiki/Q7106412","display_name":"Oscillation (cell signaling)","level":2,"score":0.4113004505634308},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2609555721282959},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.23940333724021912},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21837851405143738},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19415432214736938},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.12126860022544861},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2017.8106985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1964410717","https://openalex.org/W1972563478","https://openalex.org/W1987638749","https://openalex.org/W1993801817","https://openalex.org/W2002050609","https://openalex.org/W2017359391","https://openalex.org/W2040763354","https://openalex.org/W2069756028","https://openalex.org/W2082497518","https://openalex.org/W2100597370","https://openalex.org/W2124414146","https://openalex.org/W2137893918","https://openalex.org/W2155707315","https://openalex.org/W2566793889","https://openalex.org/W2621102454","https://openalex.org/W3148506408","https://openalex.org/W4205976331","https://openalex.org/W4255435342","https://openalex.org/W4361868703","https://openalex.org/W6683075348"],"related_works":["https://openalex.org/W2534942874","https://openalex.org/W2025923707","https://openalex.org/W2094157215","https://openalex.org/W2152784042","https://openalex.org/W77611516","https://openalex.org/W1998684091","https://openalex.org/W4231272740","https://openalex.org/W2788109704","https://openalex.org/W2794806694","https://openalex.org/W2770576523"],"abstract_inverted_index":{"Through":[0],"Silicon":[1],"Vias":[2],"(TSVs)":[3],"are":[4,24],"crucial":[5],"elements":[6],"for":[7,41],"the":[8,12,42,76,87,93,96],"reliable":[9],"operation":[10],"and":[11,44,70,82],"yield":[13],"of":[14,46,90,95],"three":[15],"dimensional":[16],"integrated":[17],"circuits":[18],"(3D":[19],"ICs).":[20],"Resistive":[21],"open":[22,48],"defects":[23,49],"a":[25,34],"serious":[26],"concern":[27],"in":[28,50],"TSV":[29],"structures.":[30],"In":[31],"this":[32],"paper,":[33],"post-bond,":[35],"parallel":[36],"testing":[37,60,64],"technique":[38],"is":[39,53],"proposed":[40],"detection":[43],"location":[45],"resistive":[47],"TSVs,":[51],"which":[52],"based":[54],"on":[55],"easily":[56],"synthesizable":[57],"all":[58],"digital":[59],"circuitry.":[61],"The":[62],"new":[63,97],"scheme":[65],"provides":[66],"tolerance":[67],"over":[68],"process":[69],"temperature":[71],"variations":[72],"that":[73],"may":[74],"influence":[75],"embedded":[77],"circuits.":[78],"Extensive":[79],"typical":[80],"simulations":[81],"Monte-Carlo":[83],"analysis":[84],"results,":[85],"using":[86],"65nm":[88],"technology":[89],"TSMC,":[91],"accentuate":[92],"effectiveness":[94],"method.":[98]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}