{"id":"https://openalex.org/W2770627605","doi":"https://doi.org/10.1109/patmos.2017.8106972","title":"Analytical hold timing fixing for sub-threshold circuit based on its lognormal distribution","display_name":"Analytical hold timing fixing for sub-threshold circuit based on its lognormal distribution","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770627605","doi":"https://doi.org/10.1109/patmos.2017.8106972","mag":"2770627605"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2017.8106972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089487764","display_name":"Jingjing Guo","orcid":"https://orcid.org/0000-0002-1031-9416"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingjing Guo","raw_affiliation_strings":["Southeast University, JiangSu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University, JiangSu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100340868","display_name":"Min Wang","orcid":"https://orcid.org/0000-0001-7838-8947"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Wang","raw_affiliation_strings":["Southeast University, JiangSu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University, JiangSu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110535632","display_name":"Jizhe Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jizhe Zhu","raw_affiliation_strings":["Southeast University, JiangSu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University, JiangSu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020594075","display_name":"Xinning Liu","orcid":"https://orcid.org/0000-0001-9035-2189"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinning Liu","raw_affiliation_strings":["Southeast University, JiangSu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University, JiangSu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["Southeast University, JiangSu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southeast University, JiangSu, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/log-normal-distribution","display_name":"Log-normal distribution","score":0.8327972888946533},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7819942235946655},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6071876287460327},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5798793435096741},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5552939176559448},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5445556640625},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5060626864433289},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.47787514328956604},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4534896910190582},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26550260186195374},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25927048921585083},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23825445771217346},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18393146991729736},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.12497547268867493}],"concepts":[{"id":"https://openalex.org/C151620405","wikidata":"https://www.wikidata.org/wiki/Q826116","display_name":"Log-normal distribution","level":2,"score":0.8327972888946533},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7819942235946655},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6071876287460327},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5798793435096741},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5552939176559448},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5445556640625},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5060626864433289},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.47787514328956604},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4534896910190582},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26550260186195374},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25927048921585083},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23825445771217346},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18393146991729736},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.12497547268867493},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2017.8106972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1828746609","https://openalex.org/W1847530274","https://openalex.org/W1974982221","https://openalex.org/W2030257954","https://openalex.org/W2033540008","https://openalex.org/W2066324432","https://openalex.org/W2068840304","https://openalex.org/W2072086905","https://openalex.org/W2103442809","https://openalex.org/W2111372718","https://openalex.org/W2121147609","https://openalex.org/W2472778468","https://openalex.org/W2488909055","https://openalex.org/W2582148560","https://openalex.org/W3144573847","https://openalex.org/W4234883153","https://openalex.org/W4239145761","https://openalex.org/W6666960161","https://openalex.org/W6667890257"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W2313216219","https://openalex.org/W1561306903","https://openalex.org/W2563702065"],"abstract_inverted_index":{"Sub-threshold":[0],"circuit":[1,5],"is":[2,19,52,78],"a":[3,20,28],"promising":[4],"design":[6],"style":[7],"for":[8,23,38],"IoT":[9],"application,":[10],"but":[11],"the":[12,33,47,60,74,82,100],"timing":[13,17,40],"closure,":[14],"especially":[15],"hold":[16,39],"fixing":[18,41],"big":[21],"challenge":[22],"designers.":[24],"This":[25],"paper":[26],"proposes":[27],"mathematical":[29],"method":[30],"to":[31,55],"estimate":[32,99],"number":[34,75,101],"of":[35,49,76,102],"insertion":[36,77,103],"inverters/buffers":[37],"in":[42,59],"each":[43],"short":[44],"path.":[45],"Firstly,":[46],"distribution":[48,58],"path":[50],"delay":[51],"rigorously":[53],"proved":[54],"be":[56],"lognormal":[57],"sub-threshold":[61],"region,":[62],"considering":[63],"different":[64],"supply":[65],"voltages,":[66],"cell":[67],"driven":[68],"strengths":[69],"and":[70],"load":[71],"capacitances.":[72],"Secondly,":[73],"derived":[79],"based":[80],"on":[81],"target":[83],"yield.":[84],"Finally,":[85],"Monte":[86],"Carlo":[87],"Spice":[88],"simulation":[89],"under":[90],"SMIC":[91],"40nm":[92],"CMOS":[93],"process":[94],"demonstrates":[95],"that":[96],"theory":[97],"can":[98],"inverters/buffers.":[104]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}