{"id":"https://openalex.org/W2770730573","doi":"https://doi.org/10.1109/patmos.2017.8106969","title":"Embedded toggle generator to control the switching activity during test of digital 2D-SoCs and 3D-SICs","display_name":"Embedded toggle generator to control the switching activity during test of digital 2D-SoCs and 3D-SICs","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770730573","doi":"https://doi.org/10.1109/patmos.2017.8106969","mag":"2770730573"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2017.8106969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/en/publications/14d9fbae-ea50-45c3-88e6-6a57c620b246","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034034624","display_name":"Leonidas Katselas","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Leonidas Katselas","raw_affiliation_strings":["Aristotle Univ. of Thessaloniki University Campus, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle Univ. of Thessaloniki University Campus, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["Aristotle Univ. of Thessaloniki University Campus, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle Univ. of Thessaloniki University Campus, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026142807","display_name":"Angelos Athanasiadis","orcid":"https://orcid.org/0009-0001-1438-301X"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Angelos Athanasiadis","raw_affiliation_strings":["Aristotle Univ. of Thessaloniki University Campus, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle Univ. of Thessaloniki University Campus, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083029305","display_name":"Christos Papameletis","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christos Papameletis","raw_affiliation_strings":["Cadence Design Systems, 1701 North Street, Endicott, NY 13760, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, 1701 North Street, Endicott, NY 13760, United States of America","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alkis Hatzopoulos","raw_affiliation_strings":["Cadence Design Systems, NY, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, NY, United States of America","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["BE","NL"],"is_corresponding":false,"raw_author_name":"Erik Jan Marinissen","raw_affiliation_strings":["Eindhoven Univ. of Technology, Eindhoven, AZ, Netherlands","IMEC, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhoven Univ. of Technology, Eindhoven, AZ, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.842164933681488},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6298030614852905},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6180524230003357},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5856050252914429},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5377922058105469},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5282964706420898},{"id":"https://openalex.org/keywords/digital-pattern-generator","display_name":"Digital pattern generator","score":0.4936023950576782},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4473711848258972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44528287649154663},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4371950030326843},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3720383048057556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2804288864135742},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.25841063261032104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24371415376663208},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1410447359085083},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09654688835144043}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.842164933681488},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6298030614852905},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6180524230003357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5856050252914429},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5377922058105469},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5282964706420898},{"id":"https://openalex.org/C151346624","wikidata":"https://www.wikidata.org/wiki/Q5276129","display_name":"Digital pattern generator","level":3,"score":0.4936023950576782},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4473711848258972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44528287649154663},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4371950030326843},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3720383048057556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2804288864135742},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25841063261032104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24371415376663208},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1410447359085083},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09654688835144043},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":7,"locations":[{"id":"doi:10.1109/patmos.2017.8106969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106969","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire/14d9fbae-ea50-45c3-88e6-6a57c620b246","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/14d9fbae-ea50-45c3-88e6-6a57c620b246","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:871529","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=871529","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:877620","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=877620","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:871529","is_oa":false,"landing_page_url":"http://repository.tue.nl/871529","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:877620","is_oa":false,"landing_page_url":"http://repository.tue.nl/877620","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:tue:oai:pure.tue.nl:publications/14d9fbae-ea50-45c3-88e6-6a57c620b246","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/14d9fbae-ea50-45c3-88e6-6a57c620b246","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of IEEE International Symposium on Power and Timing Modeling, Optimization, and Simulation 2017, 1 - 8","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/14d9fbae-ea50-45c3-88e6-6a57c620b246","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/14d9fbae-ea50-45c3-88e6-6a57c620b246","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1966348745","https://openalex.org/W2024112964","https://openalex.org/W2048968819","https://openalex.org/W2064744942","https://openalex.org/W2074730724","https://openalex.org/W2113067829","https://openalex.org/W2122241287","https://openalex.org/W2134808608","https://openalex.org/W2144888713","https://openalex.org/W2150516314","https://openalex.org/W2152406824","https://openalex.org/W2159934779","https://openalex.org/W2160621850","https://openalex.org/W2165749494","https://openalex.org/W2217152984","https://openalex.org/W2257957190","https://openalex.org/W2503952136","https://openalex.org/W3141456863"],"related_works":["https://openalex.org/W1544420370","https://openalex.org/W2004826944","https://openalex.org/W2544421437","https://openalex.org/W1935030095","https://openalex.org/W2999380228","https://openalex.org/W1782593534","https://openalex.org/W1490697299","https://openalex.org/W2785961700","https://openalex.org/W4238487776","https://openalex.org/W2155278891"],"abstract_inverted_index":{"In":[0,125],"digital":[1],"logic":[2],"circuits,":[3],"unconstrained":[4],"scan":[5],"tests":[6],"are":[7,23,61,85],"known":[8],"to":[9,28,36,45,92,136,206,209,225],"evoke":[10],"much":[11],"higher":[12],"switching":[13,39,102,115,139,157,213,228],"activity":[14,40,103,116,140,158,229],"than":[15],"functional":[16,29,48,164,231],"modes.":[17],"To":[18],"create":[19],"test":[20,44,166],"conditions":[21],"which":[22,194,233],"as":[24,26,99,201,203,261],"similar":[25],"possible":[27],"modes,":[30],"today's":[31],"ATPG":[32,111,240],"tools":[33],"have":[34],"knobs":[35],"constrain":[37],"the":[38,42,79,93,105,114,118,138,156,169,218,227,236,239,243,255],"of":[41,104,117,141,159,171],"generated":[43,178],"a":[46,65,150,160,172,188,246],"user-defined":[47],"(=":[49],"lower)":[50],"level.":[51],"Two-dimensional":[52],"system":[53],"chips":[54],"(SoCs)":[55],"and":[56,144],"three-dimensional":[57],"stacked":[58,73],"ICs":[59],"(SICs)":[60],"typically":[62,122],"tested":[63,87,98],"in":[64,162,230,258],"modular":[66],"fashion,":[67],"i.e.,":[68],"per":[69],"embedded":[70,251],"core":[71],"or":[72,82,165,248],"die.":[74],"At":[75],"any":[76,211],"moment":[77],"during":[78,179],"test,":[80],"one":[81],"more":[83],"modules":[84,94,120],"being":[86,97],"(`module-under-test',":[88],"MUT);":[89],"we":[90,128,195],"refer":[91],"currently":[95],"not":[96,123],"`neighbors'.":[100],"The":[101,147,184],"MUT(s)":[106,143],"can":[107,222],"be":[108,223],"controlled":[109],"by":[110],"constraints,":[112],"but":[113],"neighboring":[119,145],"is":[121,149,187,245,257],"controlled.":[124],"this":[126],"work,":[127],"present":[129,196],"two":[130],"key":[131],"elements":[132],"for":[133,193,238,249],"an":[134,204],"approach":[135],"control":[137],"both":[142,197],"modules.":[146],"first":[148],"toggle":[151,191,219,252],"analysis":[152,220],"tool,":[153],"that":[154],"determines":[155],"module":[161,244,256],"either":[163],"mode":[167],"on":[168],"basis":[170],"Value":[173],"Change":[174],"Dump":[175],"(.vcd)":[176],"file":[177],"gate-level":[180],"Verilog":[181],"netlist":[182],"simulation.":[183],"second":[185],"element":[186],"programmable":[189],"on-chip":[190],"generator,":[192],"its":[198,250,259],"hardware":[199],"scheme,":[200],"well":[202],"algorithm":[205],"program":[207],"it":[208],"achieve":[210],"target":[212,237],"activity.":[214],"For":[215],"each":[216],"module,":[217],"tool":[221,241],"used":[224],"determine":[226],"mode,":[232],"then":[234],"forms":[235],"when":[242],"MUT,":[247],"generator":[253],"while":[254],"role":[260],"neighbor.":[262]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}