{"id":"https://openalex.org/W2770637273","doi":"https://doi.org/10.1109/patmos.2017.8106953","title":"A topology optimization method for low-power logic circuits with dual-threshold independent-gate FinFETs","display_name":"A topology optimization method for low-power logic circuits with dual-threshold independent-gate FinFETs","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2770637273","doi":"https://doi.org/10.1109/patmos.2017.8106953","mag":"2770637273"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2017.8106953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028726765","display_name":"Haotian Zhu","orcid":"https://orcid.org/0000-0002-9827-6659"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Haotian Zhu","raw_affiliation_strings":["The Faculty of Information Science and Technology, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"The Faculty of Information Science and Technology, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023402050","display_name":"Jianping Hu","orcid":"https://orcid.org/0000-0002-6469-1061"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianping Hu","raw_affiliation_strings":["The Faculty of Information Science and Technology, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"The Faculty of Information Science and Technology, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109405289","display_name":"Huishan Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huishan Yang","raw_affiliation_strings":["The Faculty of Information Science and Technology, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"The Faculty of Information Science and Technology, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101371760","display_name":"Yang Xiong","orcid":"https://orcid.org/0000-0001-6812-2483"},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Xiong","raw_affiliation_strings":["The Faculty of Information Science and Technology, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"The Faculty of Information Science and Technology, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021593882","display_name":"Tingfeng Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tingfeng Yang","raw_affiliation_strings":["The Faculty of Information Science and Technology, Ningbo University, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"The Faculty of Information Science and Technology, Ningbo University, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028726765"],"corresponding_institution_ids":["https://openalex.org/I109935558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1586299,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6313878893852234},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6126084327697754},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5611626505851746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5547962784767151},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5456479787826538},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5309683084487915},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5070374011993408},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.49467703700065613},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4226456582546234},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41537585854530334},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2689721882343292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.197942852973938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18998941779136658},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.166153222322464},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.09059882164001465},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07223299145698547}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6313878893852234},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6126084327697754},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5611626505851746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5547962784767151},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5456479787826538},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5309683084487915},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5070374011993408},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.49467703700065613},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4226456582546234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41537585854530334},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2689721882343292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.197942852973938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18998941779136658},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.166153222322464},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.09059882164001465},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07223299145698547},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2017.8106953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2017.8106953","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W142327980","https://openalex.org/W1976597925","https://openalex.org/W1977413415","https://openalex.org/W1994143452","https://openalex.org/W2015987974","https://openalex.org/W2030029202","https://openalex.org/W2035020547","https://openalex.org/W2070603266","https://openalex.org/W2095596186","https://openalex.org/W2096562756","https://openalex.org/W2106371376","https://openalex.org/W2113677113","https://openalex.org/W2131487004","https://openalex.org/W2152325732","https://openalex.org/W2157024459","https://openalex.org/W2167756350","https://openalex.org/W2545687364","https://openalex.org/W2558815889"],"related_works":["https://openalex.org/W2084540779","https://openalex.org/W2098419840","https://openalex.org/W2100207144","https://openalex.org/W1966764473","https://openalex.org/W2120500798","https://openalex.org/W2129502787","https://openalex.org/W4256681489","https://openalex.org/W2101848280","https://openalex.org/W2789349722","https://openalex.org/W1985308002"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,18,30],"topology":[4,90],"optimization":[5,91],"method":[6,100,128],"for":[7],"dual-threshold":[8],"(DT)":[9],"independent-gate":[10],"(IG)":[11],"FinFET":[12,49,113],"circuits.":[13],"In":[14],"the":[15,26,40,46,53,65,73,85,88,94,98,102,126,132,135,148],"proposed":[16,89,99,127],"method,":[17],"node":[19],"extraction":[20],"algorithm":[21],"is":[22,69],"developed":[23],"to":[24,36,71,83,116],"extract":[25],"characteristic":[27,60],"nodes":[28],"of":[29,87,134,139],"BDD":[31],"expression,":[32],"which":[33],"are":[34,62,81,108],"suitable":[35],"be":[37],"realized":[38],"with":[39,64,112,147],"compact":[41,66],"logic":[42,67],"gates":[43,68],"based":[44],"on":[45],"DT":[47],"IG":[48],"devices,":[50],"and":[51,101,142],"then":[52],"equivalent":[54],"replacement":[55],"program":[56],"that":[57,125],"these":[58],"extracted":[59],"parts":[61],"replaced":[63],"carried":[70],"obtain":[72],"final":[74],"optimized":[75],"circuit":[76,120],"netlists.":[77],"The":[78,122],"MCNC":[79],"benchmarks":[80],"used":[82],"verify":[84],"effectiveness":[86],"method.":[92],"All":[93],"circuits":[95,136],"synthesized":[96],"by":[97],"commercial":[103],"synthesis":[104],"tool":[105],"(Design":[106],"Compiler)":[107],"simulated":[109],"using":[110],"Hspice":[111],"BSIM":[114],"model":[115],"fairly":[117],"compare":[118],"their":[119],"performances.":[121],"results":[123],"show":[124],"could":[129],"greatly":[130],"improve":[131],"performance":[133],"in":[137],"terms":[138],"power":[140,143],"dissipation":[141],"delay":[144],"product":[145],"compared":[146],"Design":[149],"Compiler.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}