{"id":"https://openalex.org/W2581000329","doi":"https://doi.org/10.1109/patmos.2016.7833701","title":"The long way to power efficient, high performance DRAMs","display_name":"The long way to power efficient, high performance DRAMs","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2581000329","doi":"https://doi.org/10.1109/patmos.2016.7833701","mag":"2581000329"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I4210111107","display_name":"Integrated Laboratory Systems, Inc.","ror":"https://ror.org/020hchp05","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210111107"]},{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Integrated Electronic Systems Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Integrated Electronic Systems Lab","institution_ids":["https://openalex.org/I4210111107","https://openalex.org/I4210141677"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026291886","display_name":"Tu Darmstadt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111107","display_name":"Integrated Laboratory Systems, Inc.","ror":"https://ror.org/020hchp05","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210111107"]},{"id":"https://openalex.org/I4210141677","display_name":"Integrated Systems Solutions (United States)","ror":"https://ror.org/0422rme67","country_code":"US","type":"company","lineage":["https://openalex.org/I4210141677"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tu Darmstadt","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Integrated Electronic Systems Lab"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Integrated Electronic Systems Lab","institution_ids":["https://openalex.org/I4210111107","https://openalex.org/I4210141677"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"289","last_page":"290"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9077152013778687},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7245660424232483},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.6536988019943237},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6535493731498718},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4948107600212097},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.462923526763916},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44177037477493286},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4166872501373291},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2791469097137451},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24865639209747314},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2451571822166443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16257807612419128},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08383810520172119}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9077152013778687},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7245660424232483},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.6536988019943237},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6535493731498718},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4948107600212097},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.462923526763916},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44177037477493286},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4166872501373291},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2791469097137451},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24865639209747314},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2451571822166443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16257807612419128},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08383810520172119},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/patmos.2016.7833701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:134620","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/134620/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzver\u00f6ffentlichung"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W4211178602","https://openalex.org/W2537599394","https://openalex.org/W1518256384"],"abstract_inverted_index":{"DRAM":[0,31,101],"with":[1,51],"its":[2,23],"simple":[3],"structure":[4],"of":[5,16,45,70,75],"only":[6],"one":[7,10,74],"capacitor":[8],"and":[9,39,56,64,88],"transistor":[11],"is":[12,44],"still":[13,33],"the":[14,59,76,80,94],"backbone":[15],"todays":[17],"computing":[18],"infrastructure":[19],"especially":[20,85],"due":[21],"to":[22,48],"continuously":[24],"decreasing":[25],"costs":[26],"per":[27],"bit.":[28],"Since":[29],"most":[30,81],"technologies":[32],"aim":[34],"towards":[35,97],"high":[36,46],"bandwidths":[37],"(bit/s)":[38],"not":[40,79],"low":[41],"latencies,":[42],"it":[43],"importance":[47],"employ":[49],"processors":[50],"sufficiently":[52],"large":[53],"cache":[54],"structures":[55],"rely":[57],"on":[58],"locality":[60],"principle":[61],"for":[62,86],"software":[63],"their":[65],"algorithms.":[66],"The":[67],"power":[68,99],"efficiency":[69],"DRAMs":[71],"has":[72],"become":[73],"most,":[77],"if":[78],"important":[82],"design":[83],"parameter,":[84],"server":[87],"mobile":[89],"applications.":[90],"With":[91],"this":[92],"paper":[93],"development":[95],"trends":[96],"modern,":[98],"efficient":[100],"are":[102],"sketched.":[103]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}