{"id":"https://openalex.org/W2581173395","doi":"https://doi.org/10.1109/patmos.2016.7833700","title":"A new bank sensitive DRAMPower model for efficient design space exploration","display_name":"A new bank sensitive DRAMPower model for efficient design space exploration","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2581173395","doi":"https://doi.org/10.1109/patmos.2016.7833700","mag":"2581173395"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010135168","display_name":"Matthias Jung","orcid":"https://orcid.org/0000-0003-0036-2143"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Matthias Jung","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013706098","display_name":"Deepak M. Mathew","orcid":"https://orcid.org/0000-0001-5855-0169"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Deepak M. Mathew","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031403489","display_name":"\u00c9der F. Zulian","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eder F. Zulian","raw_affiliation_strings":["Technische Universitat Kaiserslautern, Kaiserslautern, Rheinland-Pfalz, DE"],"affiliations":[{"raw_affiliation_string":"Technische Universitat Kaiserslautern, Kaiserslautern, Rheinland-Pfalz, DE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090870819","display_name":"Christian Weis","orcid":"https://orcid.org/0000-0002-4152-0200"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Weis","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Wehn","raw_affiliation_strings":["Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Design Research Group, University of Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5010135168"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":4.0994,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.94414143,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9466923475265503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7459264993667603},{"id":"https://openalex.org/keywords/server","display_name":"Server","score":0.6088187098503113},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.49514737725257874},{"id":"https://openalex.org/keywords/estimator","display_name":"Estimator","score":0.4524681270122528},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4489884376525879},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.39948880672454834},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39917629957199097},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.32410213351249695},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2229234278202057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18998250365257263},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13192594051361084}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9466923475265503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7459264993667603},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.6088187098503113},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.49514737725257874},{"id":"https://openalex.org/C185429906","wikidata":"https://www.wikidata.org/wiki/Q1130160","display_name":"Estimator","level":2,"score":0.4524681270122528},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4489884376525879},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.39948880672454834},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39917629957199097},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32410213351249695},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2229234278202057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18998250365257263},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13192594051361084},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2016.7833700","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5699999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1191365092","https://openalex.org/W1515422725","https://openalex.org/W1969423394","https://openalex.org/W2006667465","https://openalex.org/W2014362680","https://openalex.org/W2034861439","https://openalex.org/W2058539177","https://openalex.org/W2060204338","https://openalex.org/W2134573462","https://openalex.org/W2147657366","https://openalex.org/W2161264993","https://openalex.org/W6659004162"],"related_works":["https://openalex.org/W2783354812","https://openalex.org/W4384112194","https://openalex.org/W2103009189","https://openalex.org/W4312958259","https://openalex.org/W4308259661","https://openalex.org/W4390813131","https://openalex.org/W2349383066","https://openalex.org/W4328132048","https://openalex.org/W1969901537","https://openalex.org/W2376202349"],"abstract_inverted_index":{"In":[0,53],"systems":[1],"ranging":[2],"from":[3,74],"mobile":[4],"devices":[5],"to":[6,24,33],"servers,":[7],"Dynamic":[8],"Random":[9],"Access":[10],"Memories":[11],"(DRAM)":[12],"have":[13,34],"a":[14,21],"large":[15],"impact":[16],"on":[17],"performance":[18],"and":[19,72,77],"contribute":[20],"significant":[22],"part":[23],"the":[25,62,85],"total":[26],"consumed":[27],"power.":[28],"Therefore,":[29],"it":[30],"is":[31,70],"crucial":[32],"an":[35,58],"accurate":[36],"DRAM":[37,51,81],"power":[38,82],"model":[39,69],"for":[40],"exhaustive":[41],"design":[42],"space":[43],"explorations,":[44],"which":[45],"can":[46],"handle":[47],"different":[48],"types":[49],"of":[50,61],"devices.":[52],"this":[54],"paper,":[55],"we":[56],"present":[57],"improved":[59],"version":[60],"well":[63],"known":[64],"DRAMPower":[65],"model.":[66],"Our":[67],"enhanced":[68],"derived":[71],"calibrated":[73],"real":[75],"measurements":[76],"outperforms":[78],"pessimistic":[79],"state-of-the-art":[80],"estimators":[83],"like":[84],"widely":[86],"used":[87],"spread":[88],"sheet":[89],"provided":[90],"by":[91],"Micron.":[92]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}