{"id":"https://openalex.org/W2581156470","doi":"https://doi.org/10.1109/patmos.2016.7833698","title":"A novel leakage power reduction technique for nano-scaled CMOS digital integrated circuits","display_name":"A novel leakage power reduction technique for nano-scaled CMOS digital integrated circuits","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2581156470","doi":"https://doi.org/10.1109/patmos.2016.7833698","mag":"2581156470"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063106516","display_name":"Hossein Aghababa","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Hossein Aghababa","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016354146","display_name":"Mohammadreza Kolahdouz","orcid":"https://orcid.org/0000-0001-6992-6950"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammadreza Kolahdouz","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063106516"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79022651,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"24","issue":null,"first_page":"268","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7897651195526123},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7064226865768433},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6400665640830994},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6183096766471863},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6059550046920776},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.5950506925582886},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5027625560760498},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.49787163734436035},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46657833456993103},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4386417269706726},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4198930263519287},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4193149209022522},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.31620121002197266},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2887500524520874},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26886117458343506},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23603355884552002},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2230076789855957},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.060656964778900146}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7897651195526123},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7064226865768433},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6400665640830994},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6183096766471863},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6059550046920776},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.5950506925582886},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5027625560760498},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49787163734436035},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46657833456993103},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4386417269706726},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4198930263519287},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4193149209022522},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.31620121002197266},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2887500524520874},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26886117458343506},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23603355884552002},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2230076789855957},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.060656964778900146},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2016.7833698","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833698","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1555560943","https://openalex.org/W1667165204","https://openalex.org/W1972043880","https://openalex.org/W1982756257","https://openalex.org/W2013958570","https://openalex.org/W2038810658","https://openalex.org/W2083626899","https://openalex.org/W2091339753","https://openalex.org/W2098194061","https://openalex.org/W2099433793","https://openalex.org/W2100379261","https://openalex.org/W2113996606","https://openalex.org/W2114621701","https://openalex.org/W2117247378","https://openalex.org/W2124784317","https://openalex.org/W2131862714","https://openalex.org/W2134067926","https://openalex.org/W2167566128","https://openalex.org/W4243164749","https://openalex.org/W4245148090","https://openalex.org/W4251240676","https://openalex.org/W4253620068","https://openalex.org/W6675124763"],"related_works":["https://openalex.org/W2912670917","https://openalex.org/W2343597779","https://openalex.org/W1503103436","https://openalex.org/W2112323026","https://openalex.org/W2042352336","https://openalex.org/W1508602874","https://openalex.org/W2786237995","https://openalex.org/W2122846829","https://openalex.org/W4250415051","https://openalex.org/W2346616522"],"abstract_inverted_index":{"In":[0,22,50],"this":[1,66],"paper,":[2],"we":[3],"present":[4],"a":[5,12,46,92],"method":[6,34,78,104],"to":[7],"improve":[8],"the":[9,38,56,59,63,102,106],"efficacy":[10,64],"of":[11,58,65,71],"famous":[13],"leakage":[14,39,68,109],"reduction":[15],"technique":[16],"known":[17],"as":[18],"gate":[19,25,81],"length":[20,26,82],"biasing.":[21],"proposed":[23,103],"method,":[24,67],"biasing":[27,83],"is":[28],"combined":[29],"with":[30,120],"progressive":[31],"sizing.":[32],"The":[33,87,97],"greatly":[35],"reduces":[36,105],"both":[37],"power":[40,69,110],"consumption":[41,111],"and":[42,79,112,117],"its":[43,113],"spread":[44,114],"without":[45],"significant":[47],"delay":[48,122],"overhead.":[49],"addition,":[51],"it":[52],"does":[53],"not":[54],"increase":[55,123],"complexity":[57],"design.":[60],"To":[61],"assess":[62],"consumptions":[70],"several":[72],"benchmark":[73],"circuits":[74,88],"optimized":[75],"by":[76,115],"our":[77],"conventional":[80],"techniques":[84],"are":[85,89],"compared.":[86],"implemented":[90],"in":[91],"65nm":[93],"standard":[94],"CMOS":[95],"technology.":[96],"simulation":[98],"results":[99],"reveal":[100],"that":[101],"nominal":[107],"standby":[108],"20%":[116],"18%,":[118],"respectively,":[119],"2-6%":[121],"on":[124],"average.":[125]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}