{"id":"https://openalex.org/W2581865712","doi":"https://doi.org/10.1109/patmos.2016.7833696","title":"Impact of pipeline in the power performance of tunnel transistor circuits","display_name":"Impact of pipeline in the power performance of tunnel transistor circuits","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2581865712","doi":"https://doi.org/10.1109/patmos.2016.7833696","mag":"2581865712"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10261/155910","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031060766","display_name":"M.J. Avedillo","orcid":"https://orcid.org/0000-0002-8345-8441"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Maria J. Avedillo","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (CSIC-Universidad de Sevilla)"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (CSIC-Universidad de Sevilla)","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101455624","display_name":"Juan N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0002-0279-9472"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]},{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Nunez","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla (CSIC-Universidad de Sevilla)"],"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla (CSIC-Universidad de Sevilla)","institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031060766"],"corresponding_institution_ids":["https://openalex.org/I4210104545","https://openalex.org/I79238269"],"apc_list":null,"apc_paid":null,"fwci":0.3729,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68447583,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"256","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.755313515663147},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6636280417442322},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6321402192115784},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6316480040550232},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.5937118530273438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5780267119407654},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.568045437335968},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5530293583869934},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5437565445899963},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5123685598373413},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5000455379486084},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.49822115898132324},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4558687210083008},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43494194746017456},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42822033166885376},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4261965751647949},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31094834208488464},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.29167020320892334},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2398386001586914},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.1618693470954895},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07529431581497192}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.755313515663147},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6636280417442322},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6321402192115784},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6316480040550232},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.5937118530273438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5780267119407654},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.568045437335968},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5530293583869934},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5437565445899963},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5123685598373413},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5000455379486084},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.49822115898132324},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4558687210083008},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43494194746017456},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42822033166885376},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4261965751647949},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31094834208488464},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.29167020320892334},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2398386001586914},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.1618693470954895},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07529431581497192},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/patmos.2016.7833696","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833696","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.csic.es:10261/155910","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/155910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"}],"best_oa_location":{"id":"pmh:oai:digital.csic.es:10261/155910","is_oa":true,"landing_page_url":"http://hdl.handle.net/10261/155910","pdf_url":null,"source":{"id":"https://openalex.org/S4306400616","display_name":"DIGITAL.CSIC (Spanish National Research Council (CSIC))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134820265","host_organization_name":"Consejo Superior de Investigaciones Cient\u00edficas","host_organization_lineage":["https://openalex.org/I134820265"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Comunicaci\u00f3n de congreso"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1698338803","https://openalex.org/W1965218662","https://openalex.org/W2009624223","https://openalex.org/W2022912470","https://openalex.org/W2028174794","https://openalex.org/W2032197740","https://openalex.org/W2057559162","https://openalex.org/W2064769135","https://openalex.org/W2075586275","https://openalex.org/W2108880814","https://openalex.org/W2116536163","https://openalex.org/W2125630634","https://openalex.org/W2143451736","https://openalex.org/W2159339949","https://openalex.org/W2166807335","https://openalex.org/W2192681950","https://openalex.org/W2243278449","https://openalex.org/W2510528942","https://openalex.org/W4231727700","https://openalex.org/W4253730527","https://openalex.org/W4256153186","https://openalex.org/W6664829858","https://openalex.org/W6676056936"],"related_works":["https://openalex.org/W1967687689","https://openalex.org/W2744095731","https://openalex.org/W2169842719","https://openalex.org/W2765372174","https://openalex.org/W1485027372","https://openalex.org/W2418067545","https://openalex.org/W2554253794","https://openalex.org/W2149661372","https://openalex.org/W2133687711","https://openalex.org/W2394385641"],"abstract_inverted_index":{"Tunnel":[0],"transistors":[1,58,93],"are":[2,176,186],"one":[3],"of":[4,19,28,38,49,74,142,145,151,154,171,200,204,217,220],"the":[5,21,36,39,43,64,105,121,126,140,149,152,157,189,194,215],"most":[6],"attractive":[7],"steep":[8],"sub":[9],"threshold":[10],"slope":[11],"devices":[12],"currently":[13],"being":[14],"investigated":[15],"as":[16,83],"a":[17,84,143,172],"means":[18],"overcoming":[20],"power":[22,44,85,106,122,136,184],"density":[23],"and":[24,46,52,59,117],"energy":[25,47],"inefficiency":[26],"limitations":[27],"CMOS":[29,60,98,135,190],"technology.":[30],"In":[31],"this":[32,161,205,218],"paper,":[33],"we":[34],"analyze":[35],"impact":[37],"logic":[40,50,81,115],"depth":[41,82],"into":[42,119],"consumption":[45],"efficiency":[48],"circuits":[51,94],"show":[53,78],"critical":[54],"differences":[55],"between":[56],"tunnel":[57,92,167],"technologies,":[61],"due":[62],"to":[63,103,112,125,148,164,179],"distinct":[65],"delay":[66],"versus":[67],"supply":[68],"voltages":[69],"exhibited":[70],"by":[71,188],"each":[72],"type":[73,219],"device.":[75],"Obtained":[76],"results":[77,203],"that":[79,133,208],"reducing":[80],"reduction":[86],"technique":[87],"is":[88,129],"more":[89],"efficient":[90],"for":[91,96,166],"than":[95],"their":[97],"counterparts.":[99],"A":[100],"simple":[101,173],"model":[102],"estimate":[104],"reductions":[107],"achieved":[108],"when":[109],"using":[110],"pipeline":[111],"cut":[113],"down":[114],"depth,":[116],"taking":[118],"account":[120],"overheads":[123],"associated":[124],"pipelined":[127,191,196],"registers":[128],"developed.":[130],"It":[131],"shows":[132],"in":[134,156,214],"benefits":[137],"cancels":[138],"with":[139],"incorporation":[141],"number":[144,153,162],"flip-flops":[146],"equal":[147],"5%":[150],"gates":[155],"original":[158],"circuit":[159,192,197],"while":[160,193],"rises":[163],"90%":[165],"circuits.":[168],"Simulation":[169],"experiments":[170],"adder":[174],"tree":[175],"carried":[177],"out":[178],"validate":[180],"our":[181],"analysis.":[182],"No":[183],"savings":[185],"obtained":[187],"TFET":[195],"saves":[198],"77%":[199],"power.":[201],"The":[202],"work":[206],"suggest":[207],"architectural":[209],"issues":[210],"should":[211],"be":[212],"considered":[213],"evaluation":[216],"transistors.":[221]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}