{"id":"https://openalex.org/W2582080888","doi":"https://doi.org/10.1109/patmos.2016.7833692","title":"Comparison of low-voltage scaling in synchronous and asynchronous FD-SOI circuits","display_name":"Comparison of low-voltage scaling in synchronous and asynchronous FD-SOI circuits","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2582080888","doi":"https://doi.org/10.1109/patmos.2016.7833692","mag":"2582080888"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833692","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072929880","display_name":"Thiago Ferreira de Paiva Leite","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Thiago Ferreira de Paiva Leite","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021853209","display_name":"Rodrigo Possamai Bastos","orcid":"https://orcid.org/0000-0002-9964-0424"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Rodrigo Possamai Bastos","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038524272","display_name":"Rodrigo Iga Jadue","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Rodrigo Iga Jadue","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["CNRS, TIMA Laboratory, Grenoble"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA Laboratory, Grenoble","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5072929880"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.1864,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61568446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9002262949943542},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.6770403981208801},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6548306941986084},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6499176025390625},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.6283294558525085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.624509334564209},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6135486364364624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.508103609085083},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.49824094772338867},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.48222291469573975},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.45887887477874756},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45335710048675537},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4482470154762268},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44815385341644287},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.43523964285850525},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4138752520084381},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3384571075439453},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.22002282738685608},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21039584279060364},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12335985898971558},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11577466130256653},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.09210249781608582},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08236724138259888},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08166590332984924},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.061052173376083374}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9002262949943542},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.6770403981208801},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6548306941986084},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6499176025390625},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.6283294558525085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.624509334564209},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6135486364364624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.508103609085083},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.49824094772338867},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.48222291469573975},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.45887887477874756},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45335710048675537},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4482470154762268},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44815385341644287},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.43523964285850525},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4138752520084381},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3384571075439453},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.22002282738685608},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21039584279060364},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12335985898971558},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11577466130256653},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.09210249781608582},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08236724138259888},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08166590332984924},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.061052173376083374},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/patmos.2016.7833692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833692","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01524087v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01524087","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'16), Sep 2016, Bremen, Germany","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W1182519010","https://openalex.org/W1512610407","https://openalex.org/W1963991276","https://openalex.org/W2037053684","https://openalex.org/W2039087797","https://openalex.org/W2047831900","https://openalex.org/W2065423016","https://openalex.org/W2085176118","https://openalex.org/W2091531792","https://openalex.org/W2104687104","https://openalex.org/W2128739788","https://openalex.org/W2159271376","https://openalex.org/W2487142227","https://openalex.org/W4231547753","https://openalex.org/W4239157614","https://openalex.org/W6600687751"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W1502478103","https://openalex.org/W2109350679","https://openalex.org/W2093992207","https://openalex.org/W2146990170","https://openalex.org/W4300849150","https://openalex.org/W2085028021","https://openalex.org/W364924225","https://openalex.org/W304800142","https://openalex.org/W3094139610"],"abstract_inverted_index":{"Today's":[0],"battery":[1],"powered":[2],"devices":[3],"motivate":[4],"the":[5,30],"scaling":[6],"to":[7,20,58],"reduced":[8],"operation":[9],"voltages":[10,32],"on":[11],"integrated":[12],"systems.":[13],"Low-voltage":[14],"circuits":[15,42],"are":[16],"however":[17],"more":[18],"sensitive":[19],"process":[21],"and":[22,28,39,68],"temperature":[23],"variations.":[24],"This":[25],"paper":[26],"presents":[27],"compares":[29],"minimum":[31],"that":[33,49],"allow":[34],"reliable":[35],"operations":[36],"of":[37],"synchronous":[38,74],"asynchronous":[40,51],"case-study":[41],"in":[43],"FD-SOI":[44],"28-nm":[45],"technology.":[46],"Results":[47],"show":[48],"an":[50],"8-bit":[52],"arithmetic":[53],"logic":[54],"unit":[55],"is":[56],"able":[57],"operate":[59],"under":[60],"0.4":[61],"V":[62],"by":[63],"performing":[64],"equivalent":[65],"data":[66],"throughput":[67],"less":[69],"power":[70],"consumption":[71],"than":[72],"its":[73],"counterpart.":[75]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}