{"id":"https://openalex.org/W2582466608","doi":"https://doi.org/10.1109/patmos.2016.7833675","title":"Analysis of stress effects on timing of nano-scaled CMOS digital integrated circuits","display_name":"Analysis of stress effects on timing of nano-scaled CMOS digital integrated circuits","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2582466608","doi":"https://doi.org/10.1109/patmos.2016.7833675","mag":"2582466608"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2016.7833675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063106516","display_name":"Hossein Aghababa","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Hossein Aghababa","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016354146","display_name":"Mohammadreza Kolahdouz","orcid":"https://orcid.org/0000-0001-6992-6950"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohammadreza Kolahdouz","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079790173","display_name":"Behjat Forouzandeh","orcid":"https://orcid.org/0009-0005-8330-0782"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Behjat Forouzandeh","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063106516"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.1874,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6117365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":null,"first_page":"120","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6426514983177185},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.629416286945343},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6270629167556763},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5895280838012695},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5628432631492615},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5431607365608215},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.5370136499404907},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5072497725486755},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.4538896381855011},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4328121840953827},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4277253746986389},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4192492365837097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22983673214912415},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.190992534160614},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09224241971969604}],"concepts":[{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6426514983177185},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.629416286945343},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6270629167556763},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5895280838012695},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5628432631492615},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5431607365608215},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.5370136499404907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5072497725486755},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4538896381855011},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4328121840953827},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4277253746986389},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4192492365837097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22983673214912415},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.190992534160614},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09224241971969604},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2016.7833675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2016.7833675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1572222871","https://openalex.org/W1578747603","https://openalex.org/W1593358892","https://openalex.org/W1830821208","https://openalex.org/W1971619329","https://openalex.org/W1973284201","https://openalex.org/W2027255749","https://openalex.org/W2029068005","https://openalex.org/W2048360376","https://openalex.org/W2053682162","https://openalex.org/W2101479311","https://openalex.org/W2113875468","https://openalex.org/W2115212517","https://openalex.org/W2118456109","https://openalex.org/W2120475991","https://openalex.org/W2122915710","https://openalex.org/W2123692429","https://openalex.org/W2134067926","https://openalex.org/W2140645172","https://openalex.org/W2141664222","https://openalex.org/W2151269391","https://openalex.org/W2536698305","https://openalex.org/W2543764878","https://openalex.org/W3116311489","https://openalex.org/W3140034169","https://openalex.org/W3146163470","https://openalex.org/W3148003564","https://openalex.org/W4242818884","https://openalex.org/W4245039408","https://openalex.org/W6638620032","https://openalex.org/W6642866396","https://openalex.org/W6643673173","https://openalex.org/W6664024049"],"related_works":["https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2968761826","https://openalex.org/W2991739378","https://openalex.org/W1980349267","https://openalex.org/W2071775671","https://openalex.org/W2098419840","https://openalex.org/W2140610743","https://openalex.org/W2116326546","https://openalex.org/W2097637358"],"abstract_inverted_index":{"Process-induced":[0],"mechanical":[1,60],"stress":[2,16,57,61,80,111],"has":[3],"been":[4,47],"known":[5,63],"as":[6,64],"a":[7,78,83,134],"technique":[8],"to":[9],"boost":[10],"carrier":[11],"transport":[12],"of":[13,30,51,66,69,89,99,117,121,129,140,148,155],"transistors.":[14,118],"Basically,":[15],"affects":[17,112],"leakage":[18],"consumption,":[19],"threshold":[20,115,143],"voltage,":[21],"and":[22,114,133,142,174,186],"mobility":[23,113,141],"by":[24,126,184,190],"making":[25],"changes":[26],"in":[27,56,86,169],"band":[28],"structure":[29],"silicon.":[31],"Stress-enhancement":[32],"techniques":[33],"are":[34],"highly":[35],"dependent":[36],"on":[37,107],"layout":[38,53,70],"structure.":[39],"In":[40,92],"past":[41],"years":[42],"the":[43,52,67,97,108,127,146,187],"device":[44],"parameters":[45,54],"have":[46],"modeled":[48],"versus":[49],"some":[50],"incorporating":[55],"mechanisms.":[58],"Besides,":[59],"is":[62,124,151,162],"one":[65],"sources":[68],"proximity":[71],"variation":[72,88],"categorized":[73],"under":[74],"systematic":[75],"variations.":[76],"As":[77],"result,":[79],"could":[81],"play":[82],"key":[84,153],"role":[85],"performance":[87],"Integrated":[90],"Circuits.":[91],"this":[93],"paper,":[94],"we":[95],"model":[96],"timing":[98,120],"stress-induced":[100],"logic":[101,167],"gates.":[102],"Our":[103],"modeling":[104,150,160,192],"approach":[105],"relies":[106],"fact":[109],"that":[110],"voltage":[116],"The":[119,158],"stressed":[122],"gate":[123,131],"expressed":[125],"product":[128],"unstressed":[130],"delay":[132],"parametric":[135],"coefficient":[136],"standing":[137],"for":[138,164],"variations":[139],"voltage.":[144],"Furthermore,":[145],"accuracy":[147],"our":[149,156,191],"another":[152],"feature":[154],"work.":[157],"proposed":[159],"methodology":[161],"verified":[163],"basic":[165],"digital":[166],"gates":[168],"45":[170],"nm,":[171,173],"65":[172],"90":[175],"nm":[176],"Predictive":[177],"Technology":[178],"Models":[179],"(PTM).":[180],"Simulation":[181],"results":[182,188],"performed":[183],"HSPICE":[185],"achieved":[189],"exhibit":[193],"less":[194],"than":[195],"3%":[196],"Mean":[197],"Percentage":[198],"Error":[199],"(MPE).":[200]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}