{"id":"https://openalex.org/W2062133164","doi":"https://doi.org/10.1109/patmos.2014.6951898","title":"Low-power design methodology for CML and ECL circuits","display_name":"Low-power design methodology for CML and ECL circuits","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2062133164","doi":"https://doi.org/10.1109/patmos.2014.6951898","mag":"2062133164"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2014.6951898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041968870","display_name":"Oliver Schrape","orcid":"https://orcid.org/0000-0002-3513-3239"},"institutions":[{"id":"https://openalex.org/I4210159354","display_name":"Institut f\u00fcr Solartechnologien (Germany)","ror":"https://ror.org/0529ecj14","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210159354"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Oliver Schrape","raw_affiliation_strings":["IHP 1m Technologiepark 25, Frankfurt (Oder), Germany","IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP 1m Technologiepark 25, Frankfurt (Oder), Germany","institution_ids":[]},{"raw_affiliation_string":"IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I4210159354"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032021915","display_name":"Markus Appel","orcid":null},"institutions":[{"id":"https://openalex.org/I39343248","display_name":"Humboldt-Universit\u00e4t zu Berlin","ror":"https://ror.org/01hcx6992","country_code":"DE","type":"education","lineage":["https://openalex.org/I39343248"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Appel","raw_affiliation_strings":["Unter den Linden 6, Humboldt University Berlin, Berlin, Germany","Humboldt University Berlin, Unter den Linden 6, 10099, Germany"],"affiliations":[{"raw_affiliation_string":"Unter den Linden 6, Humboldt University Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]},{"raw_affiliation_string":"Humboldt University Berlin, Unter den Linden 6, 10099, Germany","institution_ids":["https://openalex.org/I39343248"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011103119","display_name":"Frank Winkler","orcid":"https://orcid.org/0000-0003-4892-6104"},"institutions":[{"id":"https://openalex.org/I39343248","display_name":"Humboldt-Universit\u00e4t zu Berlin","ror":"https://ror.org/01hcx6992","country_code":"DE","type":"education","lineage":["https://openalex.org/I39343248"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Winkler","raw_affiliation_strings":["Unter den Linden 6, Humboldt University Berlin, Berlin, Germany","Humboldt University Berlin, Unter den Linden 6, 10099, Germany"],"affiliations":[{"raw_affiliation_string":"Unter den Linden 6, Humboldt University Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]},{"raw_affiliation_string":"Humboldt University Berlin, Unter den Linden 6, 10099, Germany","institution_ids":["https://openalex.org/I39343248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I4210159354","display_name":"Institut f\u00fcr Solartechnologien (Germany)","ror":"https://ror.org/0529ecj14","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210159354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["Leibniz-Institut fur innovative Mikroelektronik, Frankfurt an der Oder, Brandenburg, DE","IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"Leibniz-Institut fur innovative Mikroelektronik, Frankfurt an der Oder, Brandenburg, DE","institution_ids":[]},{"raw_affiliation_string":"IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I4210159354"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041968870"],"corresponding_institution_ids":["https://openalex.org/I4210159354"],"apc_list":null,"apc_paid":null,"fwci":0.628,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7364732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7540894746780396},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.7000081539154053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5532726645469666},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5525305271148682},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5317427515983582},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.4945227801799774},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48679348826408386},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47888439893722534},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.47556203603744507},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.46983736753463745},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4603898227214813},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45626118779182434},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4391142427921295},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4216794967651367},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39627671241760254},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.37152600288391113},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35575175285339355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3161349892616272},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2995438277721405},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1873338222503662},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11004126071929932}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7540894746780396},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.7000081539154053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5532726645469666},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5525305271148682},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5317427515983582},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.4945227801799774},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48679348826408386},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47888439893722534},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.47556203603744507},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.46983736753463745},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4603898227214813},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45626118779182434},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4391142427921295},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4216794967651367},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39627671241760254},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37152600288391113},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35575175285339355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3161349892616272},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2995438277721405},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1873338222503662},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11004126071929932},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2014.6951898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951898","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515145114","https://openalex.org/W1877684685","https://openalex.org/W1971006094","https://openalex.org/W1980117574","https://openalex.org/W2025944889","https://openalex.org/W2106689099","https://openalex.org/W2131326235","https://openalex.org/W2171916916","https://openalex.org/W2177382911","https://openalex.org/W2586049422","https://openalex.org/W6630752517"],"related_works":["https://openalex.org/W2084524856","https://openalex.org/W3146642485","https://openalex.org/W2102653533","https://openalex.org/W131039146","https://openalex.org/W2296291670","https://openalex.org/W1538404890","https://openalex.org/W2099313482","https://openalex.org/W4242766712","https://openalex.org/W2122554189","https://openalex.org/W2136406454"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32,105,118],"design":[4,9],"methodology":[5,73],"to":[6,38,104,113,143],"enable":[7],"the":[8,108,136],"of":[10,60,69,107,111,122,128,135],"power":[11,27,120,138],"efficient,":[12],"high-speed":[13],"CML/ECL":[14],"circuits.":[15],"It":[16],"covers":[17],"library":[18],"requirements":[19],"as":[20,22],"well":[21],"proposed":[23],"architectural":[24],"improvements":[25],"for":[26,65],"optimization.":[28],"At":[29],"transistor":[30],"level,":[31],"voltage":[33],"supply":[34],"reduction":[35,106],"from":[36],"3.3V":[37,145],"2.5V":[39],"is":[40,74,131],"enabled":[41],"by":[42],"modifying":[43],"classical":[44],"three-level":[45],"stack":[46],"CML":[47],"latch":[48],"topology.":[49],"Secondly,":[50],"implementing":[51],"several":[52],"speed":[53],"classes":[54],"using":[55],"different":[56],"load":[57],"resistor":[58],"variants":[59],"most":[61],"important":[62],"gates":[63],"allows":[64],"more":[66],"efficient":[67],"balancing":[68],"critical":[70],"paths.":[71],"The":[72,124],"exemplary":[75],"demonstrated":[76],"on":[77],"an":[78],"4\u22361":[79],"Serializer":[80],"with":[81],"2":[82],"times":[83],"2\u00d74":[84],"bit":[85],"FIFO":[86],"designed":[87],"in":[88,117],"low-cost":[89],"0.25":[90],"\u00b5m":[91],"SiGe":[92],"BiCMOS":[93],"process.":[94],"AMS":[95],"schematic":[96],"simulation":[97],"results":[98],"show":[99],"that":[100],"both":[101],"approaches":[102],"lead":[103],"overall":[109],"current":[110],"39%":[112],"58.68":[114],"mA,":[115],"resulting":[116],"total":[119,137],"dissipation":[121],"146.70mW.":[123],"maximal":[125],"data":[126],"rate":[127],"12.5":[129],"Gb/s":[130],"achieved,":[132],"whereas":[133],"54%":[134],"could":[139],"be":[140],"saved":[141],"compared":[142],"baseline":[144],"design.":[146]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}