{"id":"https://openalex.org/W2067277009","doi":"https://doi.org/10.1109/patmos.2014.6951885","title":"Optimization on cell-library design for digital Application Specific Printed Electronics Circuits","display_name":"Optimization on cell-library design for digital Application Specific Printed Electronics Circuits","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2067277009","doi":"https://doi.org/10.1109/patmos.2014.6951885","mag":"2067277009"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2014.6951885","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062403559","display_name":"Manuel Llamas","orcid":null},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Manuel Llamas","raw_affiliation_strings":["CAIAC Group Universitat Aut\u00f2noma de Barcelona Campus UAB, Bellaterra, Spain","CAIAC Group, Universitat Aut\u00f2noma de Barcelona, Campus UAB, Bellaterra 08193, Spain"],"affiliations":[{"raw_affiliation_string":"CAIAC Group Universitat Aut\u00f2noma de Barcelona Campus UAB, Bellaterra, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CAIAC Group, Universitat Aut\u00f2noma de Barcelona, Campus UAB, Bellaterra 08193, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075131477","display_name":"Mohammad Mashayekhi","orcid":"https://orcid.org/0000-0001-5618-2438"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mohammad Mashayekhi","raw_affiliation_strings":["CAIAC Group Universitat Aut\u00f2noma de Barcelona Campus UAB, Bellaterra, Spain","CAIAC Group, Universitat Aut\u00f2noma de Barcelona, Campus UAB, Bellaterra 08193, Spain"],"affiliations":[{"raw_affiliation_string":"CAIAC Group Universitat Aut\u00f2noma de Barcelona Campus UAB, Bellaterra, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CAIAC Group, Universitat Aut\u00f2noma de Barcelona, Campus UAB, Bellaterra 08193, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055631615","display_name":"Jordi Carrabina","orcid":"https://orcid.org/0000-0002-9540-8759"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Carrabina","raw_affiliation_strings":["CAIAC Group Universitat Aut\u00f2noma de Barcelona Campus UAB, Bellaterra, Spain","CAIAC Group, Universitat Aut\u00f2noma de Barcelona, Campus UAB, Bellaterra 08193, Spain"],"affiliations":[{"raw_affiliation_string":"CAIAC Group Universitat Aut\u00f2noma de Barcelona Campus UAB, Bellaterra, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CAIAC Group, Universitat Aut\u00f2noma de Barcelona, Campus UAB, Bellaterra 08193, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jody Matos","raw_affiliation_strings":["Instituto de Inform\u00e1tica UFRGS \u2014 Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre 15064, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica UFRGS \u2014 Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre 15064, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre Reis","raw_affiliation_strings":["Instituto de Inform\u00e1tica UFRGS \u2014 Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre 15064, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica UFRGS \u2014 Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS - Universidade Federal do Rio Grande do Sul, Porto Alegre 15064, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5062403559"],"corresponding_institution_ids":["https://openalex.org/I123044942"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59937168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"134","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.7579488754272461},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.735359251499176},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6789654493331909},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6269963979721069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5975319743156433},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.5938579440116882},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5672343969345093},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.515282154083252},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5020046234130859},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.48128169775009155},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4704928398132324},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4415937662124634},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.42636430263519287},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4253219962120056},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4180241823196411},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3890610933303833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3871883451938629},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35708087682724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.311612606048584},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3020904064178467},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29290926456451416},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2745441198348999},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08689895272254944}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.7579488754272461},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.735359251499176},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6789654493331909},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6269963979721069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5975319743156433},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.5938579440116882},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5672343969345093},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.515282154083252},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5020046234130859},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.48128169775009155},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4704928398132324},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4415937662124634},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.42636430263519287},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4253219962120056},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4180241823196411},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3890610933303833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3871883451938629},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35708087682724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.311612606048584},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3020904064178467},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29290926456451416},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2745441198348999},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08689895272254944}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2014.6951885","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951885","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1598437162","https://openalex.org/W1964756331","https://openalex.org/W1971544828","https://openalex.org/W1981131627","https://openalex.org/W2007419035","https://openalex.org/W2013028211","https://openalex.org/W2019403947","https://openalex.org/W2031885357","https://openalex.org/W2039565957","https://openalex.org/W2045097141","https://openalex.org/W2053263166","https://openalex.org/W2057328253","https://openalex.org/W2060671025","https://openalex.org/W2069052020","https://openalex.org/W2075450820","https://openalex.org/W2084983710","https://openalex.org/W2092625136","https://openalex.org/W2096444803","https://openalex.org/W2100465945","https://openalex.org/W2106160623","https://openalex.org/W2114301751","https://openalex.org/W2118701106","https://openalex.org/W2121078009","https://openalex.org/W2129042422","https://openalex.org/W2141657206","https://openalex.org/W2158757477","https://openalex.org/W2163156820","https://openalex.org/W2165002648","https://openalex.org/W2168271575","https://openalex.org/W2169429833","https://openalex.org/W3143290261","https://openalex.org/W3144234790","https://openalex.org/W3146079191","https://openalex.org/W6635712951"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W1596716095","https://openalex.org/W3164904007"],"abstract_inverted_index":{"This":[0,74],"paper":[1,75],"presents":[2,76],"an":[3],"investigation":[4],"about":[5],"the":[6,32,39,50,88,120],"ideal":[7],"composition":[8],"of":[9,140,149,164,185,208,213,219],"cell":[10,203],"libraries":[11],"to":[12,57,82,87,102,111,119,133],"be":[13],"used":[14],"for":[15,78,116,194],"digital":[16],"Application":[17],"Specific":[18],"Printed":[19],"Electronics":[20],"Circuits":[21],"(ASPECs).":[22],"Printed/organic/flexible":[23],"electronics":[24,104],"is":[25],"becoming":[26],"more":[27,29,201],"and":[28,35,49,60,72,129,152,172,177],"important":[30],"over":[31],"last":[33],"years,":[34],"it":[36],"seems":[37],"that":[38,159],"industry":[40],"will":[41],"continue":[42],"growing":[43],"as":[44,222],"new":[45],"possible":[46],"applications":[47],"arise,":[48],"existing":[51],"ones":[52],"are":[53,190],"being":[54],"improved":[55],"due":[56],"better":[58],"designs":[59],"fabrication":[61],"processes,":[62],"even":[63],"moving":[64],"towards":[65],"integrating":[66],"logic":[67,125],"circuitry":[68],"together":[69],"with":[70,145],"sensors":[71],"actuators.":[73],"considerations":[77],"developing":[79],"(ASPECs),":[80],"trying":[81],"keep":[83],"a":[84,97,113,138,160,200],"similar":[85,118],"approach":[86],"typical":[89],"ASIC":[90],"procedures.":[91],"The":[92,155],"work":[93],"presented":[94],"herein":[95],"adopted":[96],"cell-based":[98],"design":[99,114,122,197],"methodology":[100,108],"addressed":[101],"printed":[103],"(PE)":[105],"designs.":[106],"Such":[107],"allows":[109],"us":[110],"propose":[112],"flow":[115],"PE":[117],"VLSI":[121],"flow,":[123],"comprising":[124],"synthesis,":[126],"mapping,":[127],"placement,":[128],"routing.":[130],"In":[131],"order":[132],"evaluate":[134],"different":[135,147],"library":[136,162,204],"compositions,":[137],"set":[139],"benchmark":[141],"has":[142],"been":[143],"mapped":[144],"six":[146],"combinations":[148],"mapping":[150],"tools":[151],"associated":[153],"libraries.":[154],"obtained":[156],"results":[157],"show":[158],"simple":[161],"composed":[163],"just":[165],"three":[166],"cells":[167],"-":[168,179],"either":[169],"NAND2,":[170],"NOR2":[171],"inverters":[173,178],"or":[174],"NAND,":[175],"NAND3":[176],"performs":[180],"very":[181],"well":[182],"in":[183,211],"terms":[184,212],"transistor":[186,214],"count.":[187],"NAND":[188],"gates":[189],"usually":[191],"preferred":[192],"options":[193],"ratioed":[195],"PMOS-only":[196],"styles.":[198],"Using":[199],"complex":[202],"can":[205],"produce":[206,217],"reductions":[207],"around":[209,220],"25%":[210],"count,":[215],"but":[216],"increases":[218],"23%":[221],"well.":[223]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}