{"id":"https://openalex.org/W2002694540","doi":"https://doi.org/10.1109/patmos.2014.6951864","title":"Convex optimization of resource allocation in asymmetric and heterogeneous SoC","display_name":"Convex optimization of resource allocation in asymmetric and heterogeneous SoC","publication_year":2014,"publication_date":"2014-09-01","ids":{"openalex":"https://openalex.org/W2002694540","doi":"https://doi.org/10.1109/patmos.2014.6951864","mag":"2002694540"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2014.6951864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112034335","display_name":"Amir Morad","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Amir Morad","raw_affiliation_strings":["Dept. of Electrical Engineering, Technion, Haifa, Israel","[Department of electrical Engineering, Technion, Haifa, 32000, Israel]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Technion, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"[Department of electrical Engineering, Technion, Haifa, 32000, Israel]","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007161424","display_name":"Leonid Yavits","orcid":"https://orcid.org/0000-0001-5248-3997"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Leonid Yavits","raw_affiliation_strings":["Dept. of Electrical Engineering, Technion, Haifa, Israel","[Department of electrical Engineering, Technion, Haifa, 32000, Israel]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Technion, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"[Department of electrical Engineering, Technion, Haifa, 32000, Israel]","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["Dept. of Electrical Engineering, Technion, Haifa, Israel","[Department of electrical Engineering, Technion, Haifa, 32000, Israel]"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Technion, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"[Department of electrical Engineering, Technion, Haifa, 32000, Israel]","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112034335"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":1.234,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78490909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8030617237091064},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6952873468399048},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6078591346740723},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5949098467826843},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.48472094535827637},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46642857789993286},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4451005756855011},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4428198039531708},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.43600916862487793},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4244098961353302},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4186505079269409},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3762911558151245},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32414722442626953},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15276694297790527}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8030617237091064},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6952873468399048},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6078591346740723},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5949098467826843},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.48472094535827637},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46642857789993286},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4451005756855011},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4428198039531708},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.43600916862487793},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4244098961353302},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4186505079269409},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3762911558151245},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32414722442626953},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15276694297790527},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2014.6951864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2014.6951864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W568667625","https://openalex.org/W1490789535","https://openalex.org/W1542733314","https://openalex.org/W1543679412","https://openalex.org/W1553702074","https://openalex.org/W1562342676","https://openalex.org/W1568307856","https://openalex.org/W1963651058","https://openalex.org/W1969735115","https://openalex.org/W1980201656","https://openalex.org/W1986490170","https://openalex.org/W1990228917","https://openalex.org/W1996916491","https://openalex.org/W2010471736","https://openalex.org/W2020374794","https://openalex.org/W2022983552","https://openalex.org/W2035720033","https://openalex.org/W2037791371","https://openalex.org/W2079942837","https://openalex.org/W2096554329","https://openalex.org/W2099714261","https://openalex.org/W2103184543","https://openalex.org/W2105042513","https://openalex.org/W2105102111","https://openalex.org/W2112121929","https://openalex.org/W2113642685","https://openalex.org/W2118241278","https://openalex.org/W2141736089","https://openalex.org/W2145871983","https://openalex.org/W2154962115","https://openalex.org/W2160428323","https://openalex.org/W2161125986","https://openalex.org/W2169875292","https://openalex.org/W2296319761","https://openalex.org/W2491745722","https://openalex.org/W2543182634","https://openalex.org/W2950720137","https://openalex.org/W3140630585","https://openalex.org/W4238041806","https://openalex.org/W4250589301","https://openalex.org/W6632441678","https://openalex.org/W6642963342","https://openalex.org/W6647716954","https://openalex.org/W6681089294","https://openalex.org/W6681352259"],"related_works":["https://openalex.org/W2114386333","https://openalex.org/W2206576460","https://openalex.org/W2538519144","https://openalex.org/W2167303720","https://openalex.org/W2012518269","https://openalex.org/W4243772489","https://openalex.org/W57688818","https://openalex.org/W2109715593","https://openalex.org/W1963899689","https://openalex.org/W4226093591"],"abstract_inverted_index":{"Chip":[0,16],"area,":[1,73],"power":[2,59,90],"consumption,":[3],"execution":[4,78],"time,":[5],"offchip":[6],"memory":[7],"bandwidth,":[8],"overall":[9],"cache":[10,100],"miss":[11],"rate":[12],"and":[13,31,35,55,58,65,80,89,97,128,161,163,171],"Network":[14],"on":[15,86,141],"(NoC)":[17],"capacity":[18],"are":[19,131],"limiting":[20],"the":[21,49,63,66,93,113,115,124,150],"scalability":[22],"of":[23,52,92,104,112,123,159],"SoCs.":[24],"Consider":[25],"a":[26,29,102,156],"workload":[27],"comprising":[28],"sequential":[30],"multiple":[32],"concurrent":[33],"tasks":[34],"asymmetric":[36,127],"or":[37],"heterogeneous":[38,129],"SoC":[39],"architecture.":[40],"A":[41],"convex":[42],"optimization":[43,134],"framework":[44,84,148],"is":[45,135],"proposed,":[46],"for":[47],"selecting":[48],"optimal":[50,116,151],"set":[51],"processing":[53,94],"cores":[54],"allocating":[56],"area":[57],"resources":[60,153],"among":[61],"them,":[62],"NoC":[64,96],"last":[67,98],"level":[68,99],"cache,":[69],"under":[70,118],"constrained":[71],"total":[72,74,77],"average":[75],"power,":[76],"time":[79],"off-chip":[81],"bandwidth.":[82],"The":[83],"relies":[85],"analytical":[87],"performance":[88],"models":[91],"cores,":[95,114],"as":[101],"function":[103],"their":[105],"allocated":[106],"resources.":[107],"Due":[108],"to":[109,137],"practical":[110],"implementation":[111],"architecture":[117],"constraints":[119],"may":[120],"exclude":[121],"several":[122],"cores.":[125],"Several":[126],"configurations":[130],"explored.":[132],"Convex":[133],"shown":[136],"extend":[138],"optimizations":[139],"based":[140],"Lagrange":[142],"multipliers.":[143],"We":[144],"find":[145],"that":[146],"our":[147],"obtains":[149],"chip":[152],"allocation":[154],"over":[155],"wide":[157],"spectrum":[158],"parameters":[160],"constraints,":[162],"thus":[164],"can":[165],"automate":[166],"complex":[167],"architectural":[168],"design,":[169],"analysis":[170],"verification.":[172]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}