{"id":"https://openalex.org/W2051346404","doi":"https://doi.org/10.1109/patmos.2013.6662179","title":"Adaptive routing and Dynamic Frequency Scaling for NoC power-performance optimizations","display_name":"Adaptive routing and Dynamic Frequency Scaling for NoC power-performance optimizations","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2051346404","doi":"https://doi.org/10.1109/patmos.2013.6662179","mag":"2051346404"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2013.6662179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2013.6662179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ieeexplore.ieee.org/document/6662179","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016373122","display_name":"Davide Zoni","orcid":"https://orcid.org/0000-0002-9951-062X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Davide Zoni","raw_affiliation_strings":["Politecnico di Milano, Milano, Lombardia, IT","DEIB, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milano, Lombardia, IT","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046815809","display_name":"Jos\u00e9 Flich","orcid":"https://orcid.org/0000-0001-8581-6284"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Flich","raw_affiliation_strings":["Universitat Polit\u00e8cnica de Val\u00e8ncia \u2212 GAP Valencia, SPAIN","GAP, Univ. Politec. de Valencia, Valencia, Spain"],"affiliations":[{"raw_affiliation_string":"Universitat Polit\u00e8cnica de Val\u00e8ncia \u2212 GAP Valencia, SPAIN","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"GAP, Univ. Politec. de Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052803987","display_name":"William Fornaciari","orcid":"https://orcid.org/0000-0001-8294-730X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"William Fornaciari","raw_affiliation_strings":["Politecnico di Milano \u2212 DEIB, Milano, ITALY","DEIB, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano \u2212 DEIB, Milano, ITALY","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"DEIB, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016373122"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14084285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.7693118453025818},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7403903603553772},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6166536211967468},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6127037405967712},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.5969497561454773},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5670281648635864},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5378832817077637},{"id":"https://openalex.org/keywords/adaptive-routing","display_name":"Adaptive routing","score":0.5255633592605591},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5179137587547302},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.513384222984314},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5047441720962524},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4863167703151703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43058502674102783},{"id":"https://openalex.org/keywords/routing-domain","display_name":"Routing domain","score":0.4211265444755554},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3629114329814911},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3570515513420105},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32339367270469666},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.2873784303665161},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.28298813104629517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1815711259841919},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08400043845176697}],"concepts":[{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7693118453025818},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7403903603553772},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6166536211967468},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6127037405967712},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.5969497561454773},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5670281648635864},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5378832817077637},{"id":"https://openalex.org/C24856439","wikidata":"https://www.wikidata.org/wiki/Q352483","display_name":"Adaptive routing","level":5,"score":0.5255633592605591},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5179137587547302},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.513384222984314},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5047441720962524},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4863167703151703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43058502674102783},{"id":"https://openalex.org/C94600068","wikidata":"https://www.wikidata.org/wiki/Q7371621","display_name":"Routing domain","level":5,"score":0.4211265444755554},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3629114329814911},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3570515513420105},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32339367270469666},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.2873784303665161},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.28298813104629517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1815711259841919},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08400043845176697},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/patmos.2013.6662179","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2013.6662179","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/760685","is_oa":true,"landing_page_url":"https://ieeexplore.ieee.org/document/6662179","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:zenodo.org:3444667","is_oa":true,"landing_page_url":"https://zenodo.org/record/3444667","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/760685","is_oa":true,"landing_page_url":"https://ieeexplore.ieee.org/document/6662179","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1988573288","https://openalex.org/W2008041840","https://openalex.org/W2039072429","https://openalex.org/W2053537812","https://openalex.org/W2063698328","https://openalex.org/W2083722722","https://openalex.org/W2102727118","https://openalex.org/W2128717484","https://openalex.org/W2135933214","https://openalex.org/W2147657366","https://openalex.org/W2156811502","https://openalex.org/W2157225945","https://openalex.org/W2163723661","https://openalex.org/W2166151045","https://openalex.org/W3140903683","https://openalex.org/W4236302577"],"related_works":["https://openalex.org/W2972036948","https://openalex.org/W2154169726","https://openalex.org/W2475077126","https://openalex.org/W3009963418","https://openalex.org/W2530008369","https://openalex.org/W2152979262","https://openalex.org/W1652198943","https://openalex.org/W2339082925","https://openalex.org/W2972962268","https://openalex.org/W2053857784"],"abstract_inverted_index":{"On-chip":[0],"networks":[1],"(NoCs)":[2],"promise":[3],"to":[4,49,59,78],"become":[5],"an":[6],"efficient":[7,20],"communication":[8],"infrastructure":[9],"for":[10,19],"multi-core":[11],"architectures.":[12],"However,":[13],"there":[14],"is":[15,27],"still":[16],"a":[17,74,87],"need":[18],"power-performance":[21],"methodologies,":[22],"since":[23],"the":[24],"interconnect":[25],"power-envelope":[26],"really":[28],"slim":[29],"and":[30,41,55,69],"cannot":[31],"be":[32,79],"neglected.":[33],"Indeed,":[34],"new":[35],"power-aware":[36,65],"design":[37,76],"explorations":[38],"in":[39],"current":[40],"future":[42],"multicore":[43],"systems":[44],"are":[45],"needed.":[46],"The":[47],"possibility":[48],"use":[50],"different":[51,56,91],"router":[52],"microarchitectural":[53],"options":[54],"routing":[57,93],"algorithms":[58,94],"increase":[60],"performance,":[61],"combined":[62,95],"with":[63,96],"standard":[64],"mechanisms,":[66],"i.e.":[67],"DVFS":[68],"Power":[70],"Gating":[71],"techniques,":[72],"provides":[73],"huge":[75],"space":[77],"explored.":[80],"In":[81],"this":[82,84],"perspective,":[83],"paper":[85],"presents":[86],"comparative":[88],"analysis":[89],"of":[90],"NoC":[92],"Dynamic":[97],"Frequency":[98],"Scaling":[99],"(DFS).":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}