{"id":"https://openalex.org/W2094215088","doi":"https://doi.org/10.1109/patmos.2013.6662162","title":"Evaluating the impact of substrate on power integrity in industrial microcontrollers","display_name":"Evaluating the impact of substrate on power integrity in industrial microcontrollers","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2094215088","doi":"https://doi.org/10.1109/patmos.2013.6662162","mag":"2094215088"},"language":"en","primary_location":{"id":"doi:10.1109/patmos.2013.6662162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2013.6662162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053058212","display_name":"Marco Cazzaniga","orcid":"https://orcid.org/0000-0002-8473-0574"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marco Cazzaniga","raw_affiliation_strings":["Central CAD and Design Solutions STMicroelectronics, Agrate Brianza, Italy","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"Central CAD and Design Solutions STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036853622","display_name":"Patrice Joubert Doriol","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Patrice Joubert Doriol","raw_affiliation_strings":["Central CAD and Design Solutions STMicroelectronics, Agrate Brianza, Italy","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"Central CAD and Design Solutions STMicroelectronics, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110943279","display_name":"Emmanuel Blanc","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Emmanuel Blanc","raw_affiliation_strings":["Apache Design Inc., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"Apache Design Inc., Grenoble, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104437581","display_name":"Valentino Liberali","orcid":"https://orcid.org/0000-0003-1333-6876"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valentino Liberali","raw_affiliation_strings":["Dipartimento di Fisica, Universit\u00e0 degli Studi di Milano, Milano, Italy","Dipt. di Fis., Univ. degli Studi di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Fisica, Universit\u00e0 degli Studi di Milano, Milano, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dipt. di Fis., Univ. degli Studi di Milano, Milan, Italy","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985032","display_name":"Davide Pandini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Pandini","raw_affiliation_strings":["STMicroelectronics, Crolles, FR","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, FR","institution_ids":[]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053058212"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14350529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"45","issue":null,"first_page":"107","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.7616149187088013},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.7137171626091003},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.6842376589775085},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.5032297968864441},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.46824777126312256},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4620721936225891},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43707507848739624},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43274474143981934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42607903480529785},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4218006730079651},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.41527441143989563},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.41468149423599243},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3785688281059265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33067911863327026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30477291345596313},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.2099112570285797},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11378079652786255}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.7616149187088013},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.7137171626091003},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.6842376589775085},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.5032297968864441},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.46824777126312256},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4620721936225891},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43707507848739624},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43274474143981934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42607903480529785},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4218006730079651},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.41527441143989563},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.41468149423599243},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3785688281059265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33067911863327026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30477291345596313},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.2099112570285797},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11378079652786255},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/patmos.2013.6662162","is_oa":false,"landing_page_url":"https://doi.org/10.1109/patmos.2013.6662162","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1994259229","https://openalex.org/W2033280275","https://openalex.org/W2041723838","https://openalex.org/W2072627139","https://openalex.org/W2096912695","https://openalex.org/W2112238732","https://openalex.org/W2113263990","https://openalex.org/W2120155820","https://openalex.org/W2147565730","https://openalex.org/W2155590443","https://openalex.org/W2158297176","https://openalex.org/W2159683996","https://openalex.org/W2164678225","https://openalex.org/W2165190641","https://openalex.org/W2171236961","https://openalex.org/W4238320324","https://openalex.org/W4256630426"],"related_works":["https://openalex.org/W2533759086","https://openalex.org/W2898647956","https://openalex.org/W2811251486","https://openalex.org/W4239401071","https://openalex.org/W2246813539","https://openalex.org/W2067224723","https://openalex.org/W2094215088","https://openalex.org/W4255973033","https://openalex.org/W1989947234","https://openalex.org/W2010236192"],"abstract_inverted_index":{"The":[0],"combination":[1],"of":[2,19,118,199,220],"increasing":[3],"working":[4],"frequencies":[5],"and":[6,17,30,36,57,64,85,126,132,169,181],"shrinking":[7],"transistor":[8],"size":[9],"following":[10],"the":[11,15,25,42,79,82,86,94,98,108,152,177,192,200,205,212,216,221,227,235,245],"Moore's":[12],"Law,":[13],"dictate":[14],"design":[16,76,142],"fabrication":[18],"complex":[20],"System-on-Chip":[21],"(SoC)":[22],"designs,":[23],"where":[24],"digital":[26,80,99,141],"processing":[27],"core,":[28,81],"SRAMs":[29],"embedded":[31],"flash":[32],"memories,":[33],"analog":[34,83],"IPs":[35],"I/O":[37,87],"cells,":[38],"are":[39],"integrated":[40],"onto":[41],"same":[43],"die.":[44],"Therefore,":[45],"noise":[46,95],"integrity":[47,66,123,145],"has":[48],"become":[49],"a":[50,59,74,139,159,197],"critical":[51],"concern":[52],"for":[53,179],"high-speed":[54],"SoC":[55,103],"designers,":[56],"requires":[58,165],"holistic":[60],"approach":[61],"encompassing":[62],"power":[63,91,122,131,144],"signal":[65],"along":[67],"with":[68,244],"electromagnetic":[69],"interference.":[70],"Although":[71],"it":[72],"is":[73,120,147],"common":[75,109,153],"practice":[77],"that":[78,163,211],"circuitry,":[84],"cells":[88],"have":[89],"separated":[90],"distribution":[92,134],"networks,":[93],"injected":[96],"from":[97],"core":[100],"to":[101,158,204,226,237],"other":[102],"regions":[104],"may":[105],"propagate":[106],"through":[107],"silicon":[110],"substrate.":[111],"Another":[112],"important,":[113],"yet":[114],"often":[115,164],"overlooked,":[116],"impact":[117],"substrate":[119,154,193,206,213],"on":[121,129,185],"(i.e.,":[124],"static":[125,180,201],"dynamic":[127,182,217],"IR-drop":[128,161,183,202,218],"both":[130],"ground":[133],"networks).":[135],"In":[136,172],"fact,":[137],"in":[138],"standard":[140],"flow,":[143],"analysis":[146,184],"usually":[148],"performed":[149],"without":[150],"considering":[151],"network,":[155],"thus":[156],"leading":[157],"pessimistic":[160],"estimation":[162],"unnecessary":[166],"routing":[167],"resources":[168],"extra":[170],"buffering.":[171],"this":[173],"work":[174],"we":[175,209,233],"present":[176],"results":[178],"an":[186],"industrial":[187],"microcontroller,":[188],"taking":[189],"into":[190],"account":[191],"contribution.":[194],"We":[195],"show":[196],"reduction":[198],"ascribed":[203],"resistivity.":[207],"Similarly,":[208],"demonstrate":[210],"also":[214],"reduces":[215],"because":[219],"increased":[222],"decoupling":[223,242],"capacitance":[224],"due":[225],"well":[228,246],"parasitic":[229],"junction":[230,247],"capacitances.":[231,248],"Finally,":[232],"highlight":[234],"possibility":[236],"trade":[238],"off":[239],"extrinsic":[240],"on-chip":[241],"capacitances":[243]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}