{"id":"https://openalex.org/W2916566704","doi":"https://doi.org/10.1109/padsw.2018.8644616","title":"Query Processing on OpenCL-Based FPGAs: Challenges and Opportunities","display_name":"Query Processing on OpenCL-Based FPGAs: Challenges and Opportunities","publication_year":2018,"publication_date":"2018-12-01","ids":{"openalex":"https://openalex.org/W2916566704","doi":"https://doi.org/10.1109/padsw.2018.8644616","mag":"2916566704"},"language":"en","primary_location":{"id":"doi:10.1109/padsw.2018.8644616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/padsw.2018.8644616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Conference on Parallel and Distributed Systems (ICPADS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/142858/2/Query%20Processing%20on%20OpenCL-based%20FPGAs%20Challenges%20and%20Opportunities.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048170763","display_name":"Johns Paul","orcid":"https://orcid.org/0000-0002-3473-2264"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Johns Paul","raw_affiliation_strings":["Nanyang Technological University, singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039946576","display_name":"Bingsheng He","orcid":"https://orcid.org/0000-0001-8618-4581"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bingsheng He","raw_affiliation_strings":["National University of singapore"],"affiliations":[{"raw_affiliation_string":"National University of singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113573780","display_name":"Chiew Tong Lau","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chiew Tong Lau","raw_affiliation_strings":["Nanyang Technological University, singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5048170763"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.1949,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6097892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"937","last_page":"945"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8826149702072144},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.80721116065979},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5465041399002075},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.522439181804657},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.517581582069397},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4900916814804077},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4849093556404114},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4760308563709259},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.44881999492645264},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4484720230102539},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.42047780752182007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4182090759277344},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3636018633842468},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14645284414291382}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8826149702072144},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.80721116065979},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5465041399002075},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.522439181804657},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.517581582069397},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4900916814804077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4849093556404114},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4760308563709259},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.44881999492645264},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4484720230102539},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.42047780752182007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4182090759277344},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3636018633842468},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14645284414291382},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/padsw.2018.8644616","is_oa":false,"landing_page_url":"https://doi.org/10.1109/padsw.2018.8644616","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 24th International Conference on Parallel and Distributed Systems (ICPADS)","raw_type":"proceedings-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/142858","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/142858","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/142858/2/Query%20Processing%20on%20OpenCL-based%20FPGAs%20Challenges%20and%20Opportunities.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":{"id":"pmh:oai:dr.ntu.edu.sg:10356/142858","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/142858","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/142858/2/Query%20Processing%20on%20OpenCL-based%20FPGAs%20Challenges%20and%20Opportunities.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2916566704.pdf","grobid_xml":"https://content.openalex.org/works/W2916566704.grobid-xml"},"referenced_works_count":35,"referenced_works":["https://openalex.org/W1581547316","https://openalex.org/W2050810837","https://openalex.org/W2068346480","https://openalex.org/W2072974923","https://openalex.org/W2083808644","https://openalex.org/W2086291744","https://openalex.org/W2089347259","https://openalex.org/W2098278566","https://openalex.org/W2099035968","https://openalex.org/W2102729946","https://openalex.org/W2102987499","https://openalex.org/W2108907376","https://openalex.org/W2117538598","https://openalex.org/W2124851765","https://openalex.org/W2130283598","https://openalex.org/W2133138160","https://openalex.org/W2137269004","https://openalex.org/W2143909327","https://openalex.org/W2152682607","https://openalex.org/W2155070484","https://openalex.org/W2159287299","https://openalex.org/W2164348333","https://openalex.org/W2165011274","https://openalex.org/W2171903035","https://openalex.org/W2286264920","https://openalex.org/W2321294477","https://openalex.org/W2342922783","https://openalex.org/W2424351436","https://openalex.org/W2526538406","https://openalex.org/W2542189141","https://openalex.org/W2612473142","https://openalex.org/W2724920573","https://openalex.org/W2775089661","https://openalex.org/W2951529282","https://openalex.org/W4239385313"],"related_works":["https://openalex.org/W1966837078","https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2034458695","https://openalex.org/W2340647897","https://openalex.org/W2500205862","https://openalex.org/W1541284233","https://openalex.org/W2760049414","https://openalex.org/W1569711686"],"abstract_inverted_index":{"Traditionally,":[0],"FPGAs":[1,47,149],"were":[2],"programmed":[3],"using":[4],"low-level":[5],"Hardware":[6],"Description":[7],"Languages":[8],"(HDLs)":[9],"like":[10,37,153],"Verilog":[11],"or":[12],"VHDL,":[13],"which":[14,143],"made":[15],"it":[16],"extremely":[17],"difficult":[18],"to":[19,103],"design,":[20],"build":[21],"and":[22,39,48,66,83,87,150,184],"maintain":[23],"systems":[24,57],"for":[25,54,75,94,172,186],"FPGAs.":[26,59,76,130,193],"However,":[27],"the":[28,44,108,126,145,154,182,190],"recent":[29],"release":[30],"of":[31,46,110,122,129,148],"OpenCL":[32,71,86,90],"SDKs":[33],"by":[34],"FPGA":[35,135],"vendors":[36],"Xilinx":[38],"Altera":[40],"have":[41,49],"significantly":[42],"improved":[43],"programmability":[45],"brought":[50],"new":[51],"research":[52],"opportunities":[53,185],"query":[55,112,139,174,187],"processing":[56,188],"on":[58,81,125,176,189],"It":[60],"remains":[61],"an":[62,134],"open":[63],"question":[64,106],"whether":[65],"how":[67],"we":[68,101,116,179],"can":[69],"optimize":[70],"based":[72,136],"database":[73,123],"engines":[74,124],"There":[77],"is":[78,91],"a":[79,119],"gap":[80],"optimizations":[82],"tuning":[84],"between":[85],"FPGA,":[88],"since":[89],"mainly":[92],"designed":[93],"parallel":[95],"multi-/many-core":[96],"architectures.":[97],"In":[98],"this":[99,105],"paper,":[100],"attempt":[102],"answer":[104],"under":[107],"context":[109],"pipelined":[111,173],"execution.":[113],"For":[114],"this,":[115],"first":[117],"perform":[118],"detailed":[120],"study":[121],"latest":[127,191],"generation":[128,192],"We":[131],"then":[132],"design":[133,164],"shared":[137],"pipeline":[138],"execution":[140],"system":[141],"(FADE)":[142],"exploits":[144],"hardware":[146],"features":[147],"minimizes":[151],"inefficiencies":[152],"high":[155],"communication":[156],"reconfiguration":[157],"overhead.":[158],"Our":[159],"experiments":[160],"show":[161],"that":[162],"our":[163],"achieves":[165],"significant":[166],"performance":[167],"speedup":[168],"over":[169],"existing":[170],"approaches":[171],"executions":[175],"FPGA.":[177],"Finally,":[178],"also":[180],"present":[181],"challenges":[183]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}